OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [work/] [SpaceWrireTestSuit.glade] - Diff between revs 5 and 9

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 5 Rev 9
Line 385... Line 385...
          
          
            True
            True
            False
            False
            vertical
            vertical
            
            
              
              
 
                True
 
                False
 
                center
 
                center
 
                11
 
                12
 
                0
 
                none
 
                
 
                  
 
                    True
 
                    False
 
                    12
 
                    
 
                      
 
                        True
 
                        False
 
                        31
 
                        center
 
                        
 
                          
 
                            Eop
 
                            True
 
                            True
 
                            False
 
                            True
 
                          
 
                          
 
                            True
 
                            True
 
                            0
 
                          
 
                        
 
                        
 
                          
 
                            Eep
 
                            True
 
                            True
 
                            False
 
                            True
 
                          
 
                          
 
                            True
 
                            True
 
                            1
 
                          
 
                        
 
                        
 
                          
 
                            Time Code
 
                            True
 
                            True
 
                            False
 
                            True
 
                          
 
                          
 
                            True
 
                            True
 
                            2
 
                          
 
                        
 
                        
 
                          
 
                            Generate
 
                            True
 
                            True
 
                            True
 
                            
 
                          
 
                          
 
                            True
 
                            True
 
                            3
 
                          
 
                        
 
                      
 
                    
 
                  
 
                
 
                
 
                  
 
                    True
 
                    False
 
                    Data Generation Verilog
 
                  
 
                
 
              
 
              
 
                True
 
                True
 
                7
 
                0
 
              
            
            
            
            
              
              
                True
                True
                False
                False

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.