URL
https://opencores.org/ocsvn/spdif_interface/spdif_interface/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 14 |
Rev 16 |
| Line 43... |
Line 43... |
----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
--
|
--
|
-- CVS Revision History
|
-- CVS Revision History
|
--
|
--
|
-- $Log: not supported by cvs2svn $
|
-- $Log: not supported by cvs2svn $
|
|
-- Revision 1.1 2004/06/07 18:06:00 gedra
|
|
-- Receiver component declarations.
|
|
--
|
--
|
--
|
|
|
library IEEE;
|
library IEEE;
|
use IEEE.std_logic_1164.all;
|
use IEEE.std_logic_1164.all;
|
|
|
| Line 137... |
Line 140... |
ud_b_en: out std_logic; -- user data ch. B enable
|
ud_b_en: out std_logic; -- user data ch. B enable
|
cs_a_en: out std_logic; -- channel status ch. A enable
|
cs_a_en: out std_logic; -- channel status ch. A enable
|
cs_b_en: out std_logic); -- channel status ch. B enable);
|
cs_b_en: out std_logic); -- channel status ch. B enable);
|
end component;
|
end component;
|
|
|
|
component dpram
|
|
generic (DATA_WIDTH: positive;
|
|
ADDR_WIDTH: positive);
|
|
port (
|
|
clk: in std_logic;
|
|
rst: in std_logic; -- reset is optional, not used here
|
|
din: in std_logic_vector(DATA_WIDTH - 1 downto 0);
|
|
wr_en: in std_logic;
|
|
rd_en: in std_logic;
|
|
wr_addr: in std_logic_vector(ADDR_WIDTH - 1 downto 0);
|
|
rd_addr: in std_logic_vector(ADDR_WIDTH - 1 downto 0);
|
|
dout: out std_logic_vector(DATA_WIDTH - 1 downto 0));
|
|
end component;
|
|
|
end rx_package;
|
end rx_package;
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.