OpenCores
URL https://opencores.org/ocsvn/spi_boot/spi_boot/trunk

Subversion Repositories spi_boot

[/] [spi_boot/] [trunk/] [bench/] [vhdl/] [card.vhd] - Diff between revs 4 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 4 Rev 6
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- SD/MMC Bootloader
-- SD/MMC Bootloader
-- Simple SD and MMC model
-- Simple SD and MMC model
--
--
-- $Id: card.vhd,v 1.1 2005-02-08 21:09:20 arniml Exp $
-- $Id: card.vhd,v 1.2 2005-02-13 17:06:22 arniml Exp $
--
--
-- Copyright (c) 2005, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2005, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved, see COPYING.
-- All rights reserved, see COPYING.
--
--
Line 357... Line 357...
      -- send data token
      -- send data token
      fall_clk(7);                    -- 7 ones in a data token
      fall_clk(7);                    -- 7 ones in a data token
      read_spi_data_s <= '0';
      read_spi_data_s <= '0';
 
 
      -- send payload
      -- send payload
      for i in 0 to to_integer(block_len_q)-1 loop
      payload: for i in 0 to to_integer(block_len_q)-1 loop
        t_v := read_addr_q(0) & calc_crc(read_addr_q);
        t_v := read_addr_q(0) & calc_crc(read_addr_q);
        for bit in 7 downto 0 loop
        for bit in 7 downto 0 loop
          fall_clk;
          fall_clk;
          read_spi_data_s <= t_v(bit);
          read_spi_data_s <= t_v(bit);
 
 
 
          exit payload when not start_read_s;
        end loop;
        end loop;
        inc_read_addr_s <= true;
        inc_read_addr_s <= true;
        rise_clk;
        rise_clk;
        inc_read_addr_s <= false;
        inc_read_addr_s <= false;
        wait for 10 ns;
        wait for 10 ns;
      end loop;
      end loop;
 
 
 
      if start_read_s then
      -- send crc
      -- send crc
      for i in 0 to 15 loop
      for i in 0 to 15 loop
        fall_clk;
        fall_clk;
        t_v := to_unsigned(i, 8);
        t_v := to_unsigned(i, 8);
        read_spi_data_s <= t_v(0);
        read_spi_data_s <= t_v(0);
      end loop;
      end loop;
      fall_clk;
      fall_clk;
 
      end if;
 
 
      read_spi_data_s <= '1';
      read_spi_data_s <= '1';
      reading_s <= false;
      reading_s <= false;
      -- loop for one "byte"
      -- loop for one "byte"
      fall_clk(8);
      fall_clk(8);
 
 
Line 430... Line 435...
 
 
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- File History:
-- File History:
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.1  2005/02/08 21:09:20  arniml
 
-- initial check-in
 
--
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.