URL
https://opencores.org/ocsvn/srdydrdy_lib/srdydrdy_lib/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 3 |
Rev 11 |
Line 35... |
Line 35... |
|
|
input p_clk,
|
input p_clk,
|
input p_reset,
|
input p_reset,
|
output p_srdy,
|
output p_srdy,
|
input p_drdy,
|
input p_drdy,
|
output [width-1:0] p_data
|
output reg [width-1:0] p_data
|
);
|
);
|
|
|
localparam asz = $clog2(depth);
|
localparam asz = $clog2(depth);
|
|
|
reg [width-1:0] mem [0:depth-1];
|
reg [width-1:0] mem [0:depth-1];
|
wire [width-1:0] mem_rddata;
|
wire [width-1:0] mem_rddata;
|
wire rd_en;
|
wire rd_en;
|
wire [asz:0] rdptr_tail, rdptr_tail_sync;
|
wire [asz:0] rdptr_tail, rdptr_tail_sync;
|
wire wr_en;
|
wire wr_en;
|
wire [asz:0] wrptr_head, wrptr_head_sync;
|
wire [asz:0] wrptr_head, wrptr_head_sync;
|
reg [width-1:0] p_data;
|
|
reg dly_rd_en;
|
reg dly_rd_en;
|
wire [asz-1:0] rd_addr, wr_addr;
|
wire [asz-1:0] rd_addr, wr_addr;
|
|
|
always @(posedge c_clk)
|
always @(posedge c_clk)
|
if (wr_en)
|
if (wr_en)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.