URL
https://opencores.org/ocsvn/ssbcc/ssbcc/trunk
[/] [ssbcc/] [trunk/] [core/] [9x8/] [display_opcode.v] - Diff between revs 7 and 12
Show entire file |
Details |
Blame |
View Log
| Rev 7 |
Rev 12 |
| Line 1... |
Line 1... |
|
// Copyright 2013-2015, Sinclair R.F., Inc.
|
// short, human-readable versions of s_opcode suitable for waveform viewers
|
// short, human-readable versions of s_opcode suitable for waveform viewers
|
reg [3*8-1:0] s_opcode_name = "nop";
|
reg [3*8-1:0] s_opcode_name = "nop";
|
always @ (posedge i_clk)
|
always @ (posedge i_clk)
|
casez (s_opcode)
|
if (s_interrupt)
|
|
s_opcode_name = "int"; // interrupt cycle
|
|
else if (s_interrupted)
|
|
s_opcode_name = "npi"; // nop induced by interrupt
|
|
else casez (s_opcode)
|
9'b00_0000_000 : s_opcode_name = "nop";
|
9'b00_0000_000 : s_opcode_name = "nop";
|
9'b00_0000_001 : s_opcode_name = "<<0";
|
9'b00_0000_001 : s_opcode_name = "<<0";
|
9'b00_0000_010 : s_opcode_name = "<<1";
|
9'b00_0000_010 : s_opcode_name = "<<1";
|
9'b00_0000_011 : s_opcode_name = "<<m";
|
9'b00_0000_011 : s_opcode_name = "<<m";
|
9'b00_0000_100 : s_opcode_name = "0>>";
|
9'b00_0000_100 : s_opcode_name = "0>>";
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.