OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [AXI4_Lite_Master.v] - Diff between revs 2 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 6
Line 33... Line 33...
      s__addr <= { s__addr[L__ADDRESS_WIDTH-9:0], s_N };
      s__addr <= { s__addr[L__ADDRESS_WIDTH-9:0], s_N };
    else
    else
      s__addr <= s__addr;
      s__addr <= s__addr;
end
end
always @ (*) begin
always @ (*) begin
  o_awaddr <= { s__addr[L__ADDRESS_WIDTH-1:2], 2'b00 };
  o_awaddr = { s__addr[L__ADDRESS_WIDTH-1:2], 2'b00 };
  o_araddr <= { s__addr[L__ADDRESS_WIDTH-1:2], 2'b00 };
  o_araddr = { s__addr[L__ADDRESS_WIDTH-1:2], 2'b00 };
end
end
// Either use the raw write strobe or synchronize the write strobe.
// Either use the raw write strobe or synchronize the write strobe.
wire s__wr_aclk;
wire s__wr_aclk;
if (L__ISSYNC) begin : gen__sync_wr
if (L__ISSYNC) begin : gen__sync_wr
  assign s__wr_aclk = s__wr;
  assign s__wr_aclk = s__wr;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.