OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [todo] - Diff between revs 2 and 11

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 11
Line 4... Line 4...
*   "<", ... operators for signed 8-bit values
*   "<", ... operators for signed 8-bit values
 
 
  ssbcc
  ssbcc
*   change "outstatus" to "outfull" for UART and UART_Tx
*   change "outstatus" to "outfull" for UART and UART_Tx
*   add size[variable_name]
*   add size[variable_name]
    add "fetchvalueoffset(var,ix)" and "storevalueoffset(var,ix)"
 
    add r* to over-write either s_T or s_N?
    add r* to over-write either s_T or s_N?
*   accommodate Lattice Diamond synthesis and memory initialization
*   accommodate Lattice Diamond synthesis and memory initialization
*   make "quiet" the default
*   make "quiet" the default
*   ensure timer tolerance is non-zero
*   ensure timer tolerance is non-zero
*   ensure all "raise" statements include the source line code number
*   ensure all "raise" statements include the source line code number
*   write COMBINE MEMORY tests
*   write COMBINE MEMORY tests
?   bit-slice constants (similarly to parameters)
?   bit-slice constants (similarly to parameters)
    handle ';' that aren't preceded by a space
    handle ';' that aren't preceded by a space
    add fetch/store_valueoffset and fetch/store_vectoroffset
 
    use .IFNDEF instead of checking assembler check for previously included files
    use .IFNDEF instead of checking assembler check for previously included files
    add "rot" instruction?
    add "rot" instruction?
    add address range validation for memory accesses
    add address range validation for memory accesses
    add warning for unreachable code following .jump or .return instructions
    add warning for unreachable code following .jump or .return instructions
    add "share memory" feature?
    add "share memory" feature?

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.