URL
https://opencores.org/ocsvn/t48/t48/trunk
[/] [t48/] [tags/] [rel_0_1_beta/] [KNOWN_BUGS] - Diff between revs 117 and 121
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 117 |
Rev 121 |
| Line 1... |
Line 1... |
|
|
Known bugs of the T48 uController core
|
Known bugs of the T48 uController core
|
======================================
|
======================================
|
Version: $Date: 2004-06-29 20:41:52 $
|
Version: $Date: 2004-06-30 21:25:54 $
|
|
|
|
|
Release 0.2 BETA
|
Release 0.2 BETA
|
----------------
|
----------------
|
|
|
| Line 14... |
Line 14... |
of the Program Memory and befor executing the RETR instruction) the Program
|
of the Program Memory and befor executing the RETR instruction) the Program
|
Memory bank can be switched by executing a JMP or CALL instruction. These
|
Memory bank can be switched by executing a JMP or CALL instruction. These
|
instructions honour the current state of the Program Memory Bank Flag and thus
|
instructions honour the current state of the Program Memory Bank Flag and thus
|
switch the Program Memory bank upon execution.
|
switch the Program Memory bank upon execution.
|
|
|
|
Fixed in:
|
|
int.vhd 1.2
|
|
decoder.vhd 1.14
|
|
Updated regression test:
|
|
black_box/mb/int
|
|
Fix will be included in next release.
|
|
|
|
|
|
|
Release 0.1 BETA
|
Release 0.1 BETA
|
----------------
|
----------------
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.