OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [KNOWN_BUGS] - Diff between revs 175 and 189

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 175 Rev 189
Line 1... Line 1...
 
 
Known bugs of the T48 uController core
Known bugs of the T48 uController core
======================================
======================================
Version: $Date: 2005-06-08 19:23:24 $
Version: $Date: 2005-09-13 21:27:12 $
 
 
 
 
Release 0.5 BETA
Release 0.5 BETA
----------------
----------------
 
 
*******************************************************************************
*******************************************************************************
 
Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt
 
 
 
An interrupt occuring during the execution of a JMP instruction, forces bit 11
 
of the target address to 0. This corrupts target addresses that are located in
 
Program Memory Bank 1.
 
 
 
Fixed in:
 
int.vhd 1.5
 
New regression test: white_box/int_on_int
 
Fix will be included in next release.
 
 
 
*******************************************************************************
MSB of Program Counter changed upon PC increment
MSB of Program Counter changed upon PC increment
 
 
The current implementation of the Program Counter allows that the MSB (bit 11)
The current implementation of the Program Counter allows that the MSB (bit 11)
is modifed when the PC increments at address 07FFh linear code execution. This
is modifed when the PC increments at address 07FFh linear code execution. This
is contrary to the description found in "The Expanded MCS-48 System" which
is contrary to the description found in "The Expanded MCS-48 System" which
Line 39... Line 51...
 
 
Release 0.4 BETA
Release 0.4 BETA
----------------
----------------
 
 
*******************************************************************************
*******************************************************************************
 
Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt
 
 
 
See above.
 
 
 
*******************************************************************************
MSB of Program Counter changed upon PC increment
MSB of Program Counter changed upon PC increment
 
 
See above.
See above.
 
 
*******************************************************************************
*******************************************************************************
Line 76... Line 93...
 
 
Release 0.3 BETA
Release 0.3 BETA
----------------
----------------
 
 
*******************************************************************************
*******************************************************************************
 
Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt
 
 
 
See above.
 
 
 
*******************************************************************************
MSB of Program Counter changed upon PC increment
MSB of Program Counter changed upon PC increment
 
 
See above.
See above.
 
 
*******************************************************************************
*******************************************************************************

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.