OpenCores

URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [sw/] [verif/] [black_box/] [addc/] [ind_rr/] [test.asm] - Diff between revs 12 and 17

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12	Rev 17
Line 1...	Line 1...
`;; *******************************************************************`	`;; *******************************************************************`
`;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:17 arniml Exp $`	`;; $Id: test.asm,v 1.2 2004-03-26 22:33:30 arniml Exp $`
`;;`	`;;`
`;; Test ADDC A, @ Rr.`	`;; Test ADDC A, @ Rr.`
`;; *******************************************************************`	`;; *******************************************************************`

`INCLUDE "cpu.inc"`	`INCLUDE "cpu.inc"`
`INCLUDE "pass_fail.inc"`	`INCLUDE "pass_fail.inc"`

`testADDC MACRO val`	`testADDC MACRO val`
`jmp goon`	`jmp goon`
`ALIGN 040H`	`ALIGN 040H`
`goon: mov a, #val`	`goon: inc r0`
	`inc r1`
	`mov a, #val`
`addc a, @r0`	`addc a, @r0`
`jnz fail`	`jnz fail`
`jnc fail`	`jnc fail`
`mov a, #val`	`mov a, #val`
`addc a, @r0`	`addc a, @r0`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.