OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [sw/] [verif/] [black_box/] [xchd/] [test.asm] - Diff between revs 39 and 42

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 39 Rev 42
Line 1... Line 1...
        ;; *******************************************************************
        ;; *******************************************************************
        ;; $Id: test.asm,v 1.1 2004-04-04 14:21:35 arniml Exp $
        ;; $Id: test.asm,v 1.2 2004-04-06 18:12:57 arniml Exp $
        ;;
        ;;
        ;; Test XCHD A, @ Rr.
        ;; Test XCHD A, @ Rr.
        ;; *******************************************************************
        ;; *******************************************************************
 
 
        INCLUDE "cpu.inc"
        INCLUDE "cpu.inc"
Line 10... Line 10...
testR0R1        MACRO   pos
testR0R1        MACRO   pos
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, @r0
        mov     a, @r0
        cpl     a
        cpl     a
        add     a, #~((1 << pos) & 00FH) & ~((1 << ((pos+7) # 8) & 0F0H)) & 0FFH
        add     a, #((~((pos+7) # 8) << 4) & 0F0H) | (pos & 00FH)
        cpl     a
        cpl     a
        jnz     fail
        jnz     fail
        mov     a, @r1
        mov     a, @r1
        cpl     a
        cpl     a
        add     a, #~((1 << pos) & 00FH) & ~((1 << ((pos+7) # 8) & 0F0H)) & 0FFH
        add     a, #((~((pos+7) # 8) << 4) & 0F0H) | (pos & 00FH)
        cpl     a
        cpl     a
        jnz     fail
        jnz     fail
        ENDM
        ENDM
 
 
        ORG     0
        ORG     0
 
 
        ;; Start of test
        ;; Start of test
        mov     r0, #010H
        mov     r0, #010H
        mov     r1, #020H
        mov     r1, #020H
        mov     a, #0FEH
        mov     a, #0F0H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0FDH
        mov     a, #0E1H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0FBH
        mov     a, #0D2H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0F7H
        mov     a, #0C3H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0EFH
        mov     a, #0B4H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0DFH
        mov     a, #0A5H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0BFH
        mov     a, #096H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #07FH
        mov     a, #087H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
 
 
        dec     r0
        dec     r0
        xchd    a, @r0
        xchd    a, @r0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.