OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_3_beta/] [bench/] [vhdl/] [tb.vhd] - Diff between revs 80 and 83

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 80 Rev 83
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- The testbench for t48_core.
-- The testbench for t48_core.
--
--
-- $Id: tb.vhd,v 1.7 2004-04-25 16:23:21 arniml Exp $
-- $Id: tb.vhd,v 1.8 2004-04-25 20:41:48 arniml Exp $
--
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
Line 202... Line 202...
      psen_n_i => psen_n_s,
      psen_n_i => psen_n_s,
      rd_n_i   => rd_n_s,
      rd_n_i   => rd_n_s,
      wr_n_i   => wr_n_s,
      wr_n_i   => wr_n_s,
      prog_n_i => prog_n_s,
      prog_n_i => prog_n_s,
      db_bus_i => bus_s,
      db_bus_i => bus_s,
      p2_i     => p2_s
      p2_i     => t48_p2_s
    );
    );
 
 
 
 
  -----------------------------------------------------------------------------
  -----------------------------------------------------------------------------
  -- Port logic
  -- Port logic
Line 373... Line 373...
 
 
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- File History:
-- File History:
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.7  2004/04/25 16:23:21  arniml
 
-- added if_timing
 
--
-- Revision 1.6  2004/04/14 20:57:44  arniml
-- Revision 1.6  2004/04/14 20:57:44  arniml
-- wait for instruction strobe after final end-of-simulation detection
-- wait for instruction strobe after final end-of-simulation detection
-- this ensures that the last mov instruction is part of the dump and
-- this ensures that the last mov instruction is part of the dump and
-- enables 100% matching with i8039 simulator
-- enables 100% matching with i8039 simulator
--
--

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.