OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_4_beta/] [sw/] [verif/] [black_box/] [movx/] [test.asm] - Diff between revs 12 and 102

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 102
Line 1... Line 1...
        ;; *******************************************************************
        ;; *******************************************************************
        ;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:18 arniml Exp $
        ;; $Id: test.asm,v 1.2 2004-05-17 14:42:09 arniml Exp $
        ;;
        ;;
        ;; Test MOVX A, @ Rr for RB0.
        ;; Test MOVX A, @ Rr for RB0.
        ;; *******************************************************************
        ;; *******************************************************************
 
 
        INCLUDE "cpu.inc"
        INCLUDE "cpu.inc"
        INCLUDE "pass_fail.inc"
        INCLUDE "pass_fail.inc"
 
 
        ORG     0
        ORG     0
 
 
        ;; Start of test
        ;; Start of test
        mov     r0, #0FFH
        mov     r0, #0FEH
fill_loop1:
fill_loop1:
        mov     a, r0
        mov     a, r0
        movx    @r0, a
        movx    @r0, a
        djnz    r0, fill_loop1
        djnz    r0, fill_loop1
 
 
        ;; check memory
        ;; check memory
        mov     a, r0
        mov     a, r0
        jnz     fail
        jnz     fail
        mov     r0, #0FFH
        mov     r0, #0FEH
        mov     r1, #001H
        mov     r1, #002H
check_loop1:
check_loop1:
 
        clr     a
        movx    a, @r1
        movx    a, @r1
        add     a, r0
        add     a, r0
        jnz     fail
        jnz     fail
        dec     r0
 
        inc     r1
        inc     r1
        mov     a, r1
        dec     r0
 
        mov     a, r0
 
        dec     a
        jnz     check_loop1
        jnz     check_loop1
 
 
 
 
 
 
        mov     r1, #0FFH
        mov     r1, #0FEH
        mov     a, #001H
        mov     a, #002H
fill_loop2:
fill_loop2:
        movx    @r1, a
        movx    @r1, a
        inc     a
        inc     a
        djnz    r1, fill_loop2
        djnz    r1, fill_loop2
 
 
        ;; check memory
        ;; check memory
        mov     a, r0
        mov     a, r1
        jnz     fail
        jnz     fail
        mov     r0, #0FFH
        mov     r0, #0FEH
check_loop2:
check_loop2:
 
        clr     a
        movx    a, @r0
        movx    a, @r0
        add     a, r0
        add     a, r0
        jnz     fail
        jnz     fail
        djnz    r0, check_loop2
        dec     r0
 
        mov     a, r0
 
        dec     a
 
        jnz     check_loop2
 
 
pass:   PASS
pass:   PASS
 
 
fail:   FAIL
fail:   FAIL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.