OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_5_beta/] [rtl/] [vhdl/] [clock_ctrl.vhd] - Diff between revs 77 and 142

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 77 Rev 142
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- The Clock Control unit.
-- The Clock Control unit.
-- Clock States and Machine Cycles are generated here.
-- Clock States and Machine Cycles are generated here.
--
--
-- $Id: clock_ctrl.vhd,v 1.4 2004-04-24 23:44:25 arniml Exp $
-- $Id: clock_ctrl.vhd,v 1.5 2004-10-25 19:35:41 arniml Exp $
--
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
Line 207... Line 207...
          if xtal3_s then
          if xtal3_s then
             psen_q   <= false;
             psen_q   <= false;
           end if;
           end if;
 
 
        when MSTATE2 =>
        when MSTATE2 =>
          if xtal2_s then
          if xtal3_s then
            -- RD, WR are removed at the end of XTAL3 of second machine cycle
            -- RD, WR are removed at the end of XTAL3 of second machine cycle
            rd_q     <= false;
            rd_q     <= false;
            wr_q     <= false;
            wr_q     <= false;
            -- PROG is removed at the and of XTAL3 of second machine cycle
            -- PROG is removed at the and of XTAL3 of second machine cycle
            prog_q   <= false;
            prog_q   <= false;
Line 378... Line 378...
 
 
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- File History:
-- File History:
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.4  2004/04/24 23:44:25  arniml
 
-- move from std_logic_arith to numeric_std
 
--
-- Revision 1.3  2004/04/18 18:56:23  arniml
-- Revision 1.3  2004/04/18 18:56:23  arniml
-- reset machine state to MSTATE3 to allow proper instruction fetch
-- reset machine state to MSTATE3 to allow proper instruction fetch
-- after reset
-- after reset
--
--
-- Revision 1.2  2004/03/28 12:55:06  arniml
-- Revision 1.2  2004/03/28 12:55:06  arniml

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.