URL
https://opencores.org/ocsvn/t48/t48/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 100 |
Rev 129 |
| Line 1... |
Line 1... |
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
--
|
--
|
-- The Port 1 unit.
|
-- The Port 1 unit.
|
-- Implements the Port 1 logic.
|
-- Implements the Port 1 logic.
|
--
|
--
|
-- $Id: p1.vhd,v 1.3 2004-05-17 14:37:53 arniml Exp $
|
-- $Id: p1.vhd,v 1.4 2004-07-11 16:51:33 arniml Exp $
|
|
--
|
|
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
|
--
|
--
|
-- All rights reserved
|
-- All rights reserved
|
--
|
--
|
-- Redistribution and use in source and synthezised forms, with or without
|
-- Redistribution and use in source and synthezised forms, with or without
|
-- modification, are permitted provided that the following conditions are met:
|
-- modification, are permitted provided that the following conditions are met:
|
| Line 151... |
Line 153... |
|
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
-- File History:
|
-- File History:
|
--
|
--
|
-- $Log: not supported by cvs2svn $
|
-- $Log: not supported by cvs2svn $
|
|
-- Revision 1.3 2004/05/17 14:37:53 arniml
|
|
-- reorder data_o generation
|
|
--
|
-- Revision 1.2 2004/03/29 19:39:58 arniml
|
-- Revision 1.2 2004/03/29 19:39:58 arniml
|
-- rename pX_limp to pX_low_imp
|
-- rename pX_limp to pX_low_imp
|
--
|
--
|
-- Revision 1.1 2004/03/23 21:31:52 arniml
|
-- Revision 1.1 2004/03/23 21:31:52 arniml
|
-- initial check-in
|
-- initial check-in
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.