URL
https://opencores.org/ocsvn/t48/t48/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 4 |
Rev 179 |
Line 1... |
Line 1... |
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
--
|
--
|
-- The BUS unit.
|
-- The BUS unit.
|
-- Implements the BUS port logic.
|
-- Implements the BUS port logic.
|
--
|
--
|
-- $Id: db_bus-c.vhd,v 1.1 2004-03-23 21:31:52 arniml Exp $
|
-- $Id: db_bus-c.vhd,v 1.2 2005-06-11 10:08:43 arniml Exp $
|
--
|
--
|
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
|
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
|
--
|
--
|
-- All rights reserved
|
-- All rights reserved
|
--
|
--
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
|
|
configuration db_bus_rtl_c0 of db_bus is
|
configuration t48_db_bus_rtl_c0 of t48_db_bus is
|
|
|
for rtl
|
for rtl
|
end for;
|
end for;
|
|
|
end db_bus_rtl_c0;
|
end t48_db_bus_rtl_c0;
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.