OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [rtl/] [vhdl/] [system/] [lpm_ram_dq.vhd] - Diff between revs 77 and 161

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 77 Rev 161
Line 232... Line 232... 
end LPM_RAM_DQ;
 
end LPM_RAM_DQ;
 
 
 
 
 
architecture LPM_SYN of lpm_ram_dq is
 
architecture LPM_SYN of lpm_ram_dq is
 
 
 
 
 
--type lpm_memory is array(lpm_numwords-1 downto 0) of std_logic_vector(lpm_width-1 downto 0);
 
--type lpm_memory is array(lpm_numwords-1 downto 0) of std_logic_vector(lpm_width-1 downto 0);
 
type lpm_memory is array((2**lpm_widthad)-1 downto 0) of std_logic_vector(lpm_width-1 downto 0);
 
type lpm_memory is array(integer range (2**lpm_widthad)-1 downto 0) of std_logic_vector(lpm_width-1 downto 0);
 
 
 
 
 
signal data_tmp, data_reg : std_logic_vector(lpm_width-1 downto 0);
 
signal data_tmp, data_reg : std_logic_vector(lpm_width-1 downto 0);
 
signal q_tmp, q_reg : std_logic_vector(lpm_width-1 downto 0) := (others => '0');
 
signal q_tmp, q_reg : std_logic_vector(lpm_width-1 downto 0) := (others => '0');
 
signal address_tmp, address_reg : std_logic_vector(lpm_widthad-1 downto 0);
 
signal address_tmp, address_reg : std_logic_vector(lpm_widthad-1 downto 0);
 
signal we_tmp, we_reg : std_logic;
 
signal we_tmp, we_reg : std_logic;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.