OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] [sim/] [rtl_sim/] [Makefile.hier] - Diff between revs 79 and 112

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 79 Rev 112
Line 317... Line 317... 
 
 
 
 
$(tb_behav_c0) : $(BENCH_DIR)/tb-c.vhd \
 
$(tb_behav_c0) : $(BENCH_DIR)/tb-c.vhd \
 
                $(if_timing_behav_c0) \
 
                $(if_timing_behav_c0) \
 
                $(t48_core_struct_c0) \
 
                $(t48_core_struct_c0) \
 
                $(syn_ram_lpm_c0) \
 
                $(syn_ram_lpm_c0) \
 
                $(syn_rom_lpm_c0) \
 
                $(lpm_rom) \
 
                $(t48_tb_pack) \
 
                $(t48_tb_pack) \
 
                $(t48_core_comp_pack) \
 
                $(t48_core_comp_pack) \
 
                $(tb-behav) \
 
                $(tb-behav) \
 
                $(tb)
 
                $(tb)
 
        $(ANALYZE) $(BENCH_DIR)/tb-c.vhd
 
        $(ANALYZE) $(BENCH_DIR)/tb-c.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.