OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] [rtl/] [vhdl/] [t48_comp_pack-p.vhd] - Diff between revs 28 and 32

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 28 Rev 32
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- $Id: t48_comp_pack-p.vhd,v 1.3 2004-03-28 21:27:49 arniml Exp $
-- $Id: t48_comp_pack-p.vhd,v 1.4 2004-03-29 19:39:58 arniml Exp $
--
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
Line 316... Line 316...
      write_p1_i : in  boolean;
      write_p1_i : in  boolean;
      read_p1_i  : in  boolean;
      read_p1_i  : in  boolean;
      read_reg_i : in  boolean;
      read_reg_i : in  boolean;
      p1_i       : in  word_t;
      p1_i       : in  word_t;
      p1_o       : out word_t;
      p1_o       : out word_t;
      p1_limp_o  : out std_logic
      p1_low_imp_o : out std_logic
    );
    );
  end component;
  end component;
 
 
  component p2
  component p2
    port (
    port (
Line 337... Line 337...
      output_pch_i : in  boolean;
      output_pch_i : in  boolean;
      output_exp_i : in  boolean;
      output_exp_i : in  boolean;
      pch_i        : in  nibble_t;
      pch_i        : in  nibble_t;
      p2_i         : in  word_t;
      p2_i         : in  word_t;
      p2_o         : out word_t;
      p2_o         : out word_t;
      p2_limp_o    : out std_logic
      p2_low_imp_o : out std_logic
    );
    );
  end component;
  end component;
 
 
  component pmem_ctrl
  component pmem_ctrl
    port (
    port (

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.