URL
https://opencores.org/ocsvn/t48/t48/trunk
[/] [t48/] [tags/] [rel_1_0/] [README] - Diff between revs 181 and 244
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 181 |
Rev 244 |
Line 1... |
Line 1... |
|
|
README for the T48 uController project
|
README for the T48 uController project
|
======================================
|
======================================
|
Version: $Date: 2005-06-19 15:59:48 $
|
Version: $Date: 2006-07-06 00:08:49 $
|
|
|
|
|
Introduction
|
Introduction
|
------------
|
------------
|
|
|
Line 127... |
Line 127... |
* Makefile.ghdl
|
* Makefile.ghdl
|
Tristan Gingold's GHDL simulator/compiler, a VHDL front-end for gcc.
|
Tristan Gingold's GHDL simulator/compiler, a VHDL front-end for gcc.
|
http://ghdl.free.fr/
|
http://ghdl.free.fr/
|
|
|
* Makefile.simili
|
* Makefile.simili
|
|
DISCONTINUED
|
VHDL Simili, a VHDL simulator by Symphony EDA
|
VHDL Simili, a VHDL simulator by Symphony EDA
|
http://www.symphonyeda.com/
|
http://www.symphonyeda.com/
|
|
|
Make will analyze all VHDL files (RTL and testbench code) and elaborate all
|
Make will analyze all VHDL files (RTL and testbench code) and elaborate all
|
three testbench top-levels if appropriate for the chosen simulator:
|
three testbench top-levels if appropriate for the chosen simulator:
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.