URL
https://opencores.org/ocsvn/t48/t48/trunk
[/] [t48/] [tags/] [rel_1_0/] [bench/] [vhdl/] [tb_t8039.vhd] - Diff between revs 67 and 202
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 67 |
Rev 202 |
| Line 1... |
Line 1... |
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
--
|
--
|
-- The testbench for t8039.
|
-- The testbench for t8039.
|
--
|
--
|
-- $Id: tb_t8039.vhd,v 1.1 2004-04-18 19:00:07 arniml Exp $
|
-- $Id: tb_t8039.vhd,v 1.2 2005-11-01 21:22:28 arniml Exp $
|
--
|
--
|
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
|
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
|
--
|
--
|
-- All rights reserved
|
-- All rights reserved
|
--
|
--
|
| Line 175... |
Line 175... |
ext_mem: process (wr_n_s,
|
ext_mem: process (wr_n_s,
|
ale_s,
|
ale_s,
|
p2_b,
|
p2_b,
|
db_b)
|
db_b)
|
begin
|
begin
|
ext_mem_addr_s(11 downto 8) <= p2_b(3 downto 0);
|
ext_mem_addr_s(11 downto 8) <= To_X01Z(p2_b(3 downto 0));
|
|
|
if ale_s = '1' then
|
if ale_s = '1' then
|
if not is_X(db_b) then
|
if not is_X(db_b) then
|
ext_mem_addr_s(7 downto 0) <= db_b;
|
ext_mem_addr_s(7 downto 0) <= db_b;
|
else
|
else
|
| Line 284... |
Line 284... |
|
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
-- File History:
|
-- File History:
|
--
|
--
|
-- $Log: not supported by cvs2svn $
|
-- $Log: not supported by cvs2svn $
|
|
-- Revision 1.1 2004/04/18 19:00:07 arniml
|
|
-- initial check-in
|
|
--
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.