OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] [vhdl/] [db_bus.vhd] - Diff between revs 177 and 179

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 177 Rev 179
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- The BUS unit.
-- The BUS unit.
-- Implements the BUS port logic.
-- Implements the BUS port logic.
--
--
-- $Id: db_bus.vhd,v 1.4 2005-06-09 22:16:26 arniml Exp $
-- $Id: db_bus.vhd,v 1.5 2005-06-11 10:08:43 arniml Exp $
--
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
Line 47... Line 47...
library ieee;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
 
 
use work.t48_pack.word_t;
use work.t48_pack.word_t;
 
 
entity db_bus is
entity t48_db_bus is
 
 
  port (
  port (
    -- Global Interface -------------------------------------------------------
    -- Global Interface -------------------------------------------------------
    clk_i        : in  std_logic;
    clk_i        : in  std_logic;
    res_i        : in  std_logic;
    res_i        : in  std_logic;
Line 69... Line 69...
    db_i         : in  word_t;
    db_i         : in  word_t;
    db_o         : out word_t;
    db_o         : out word_t;
    db_dir_o     : out std_logic
    db_dir_o     : out std_logic
  );
  );
 
 
end db_bus;
end t48_db_bus;
 
 
 
 
use work.t48_pack.clk_active_c;
use work.t48_pack.clk_active_c;
use work.t48_pack.res_active_c;
use work.t48_pack.res_active_c;
use work.t48_pack.bus_idle_level_c;
use work.t48_pack.bus_idle_level_c;
use work.t48_pack.to_stdLogic;
use work.t48_pack.to_stdLogic;
 
 
architecture rtl of db_bus is
architecture rtl of t48_db_bus is
 
 
  -- the BUS output register
  -- the BUS output register
  signal bus_q    : word_t;
  signal bus_q    : word_t;
 
 
  -- BUS direction marker
  -- BUS direction marker
Line 148... Line 148...
 
 
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- File History:
-- File History:
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.4  2005/06/09 22:16:26  arniml
 
-- Implement db_dir_o glitch-safe
 
--
-- Revision 1.3  2004/10/25 20:30:18  arniml
-- Revision 1.3  2004/10/25 20:30:18  arniml
-- delay db_dir_o by one machine cycle
-- delay db_dir_o by one machine cycle
-- this fixes the timing relation between BUS data and WR'
-- this fixes the timing relation between BUS data and WR'
--
--
-- Revision 1.2  2004/04/04 14:15:45  arniml
-- Revision 1.2  2004/04/04 14:15:45  arniml

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.