OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] [vhdl/] [int.vhd] - Diff between revs 120 and 129

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 120 Rev 129
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- The Interrupt Controller.
-- The Interrupt Controller.
-- It collects the interrupt sources and notifies the decoder.
-- It collects the interrupt sources and notifies the decoder.
--
--
-- $Id: int.vhd,v 1.2 2004-06-30 21:18:28 arniml Exp $
-- $Id: int.vhd,v 1.3 2004-07-11 16:51:33 arniml Exp $
 
--
 
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
-- Redistribution and use in source and synthezised forms, with or without
-- Redistribution and use in source and synthezised forms, with or without
-- modification, are permitted provided that the following conditions are met:
-- modification, are permitted provided that the following conditions are met:
Line 232... Line 234...
 
 
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- File History:
-- File History:
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.2  2004/06/30 21:18:28  arniml
 
-- Fix bug report:
 
-- "Program Memory bank can be switched during interrupt"
 
-- int module emits int_in_progress signal that is used inside the decoder
 
-- to hold mb low for JMP and CALL during interrupts
 
--
-- Revision 1.1  2004/03/23 21:31:52  arniml
-- Revision 1.1  2004/03/23 21:31:52  arniml
-- initial check-in
-- initial check-in
--
--
--
--
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.