OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] [vhdl/] [t48_core.vhd] - Diff between revs 208 and 220

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 208 Rev 220
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- T48 Microcontroller Core
-- T48 Microcontroller Core
--
--
-- $Id: t48_core.vhd,v 1.10 2005-11-01 21:32:58 arniml Exp $
-- $Id: t48_core.vhd,v 1.11 2006-06-20 00:46:04 arniml Exp $
--
--
-- Copyright (c) 2004, 2005, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2004, 2005, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
Line 81... Line 81...
  );
  );
 
 
  port (
  port (
    -- T48 Interface ----------------------------------------------------------
    -- T48 Interface ----------------------------------------------------------
    xtal_i        : in  std_logic;
    xtal_i        : in  std_logic;
 
    xtal_en_i     : in  std_logic;
    reset_i       : in  std_logic;
    reset_i       : in  std_logic;
    t0_i          : in  std_logic;
    t0_i          : in  std_logic;
    t0_o          : out std_logic;
    t0_o          : out std_logic;
    t0_dir_o      : out std_logic;
    t0_dir_o      : out std_logic;
    int_n_i       : in  std_logic;
    int_n_i       : in  std_logic;
Line 135... Line 136...
 
 
architecture struct of t48_core is
architecture struct of t48_core is
 
 
  signal t48_data_s : word_t;
  signal t48_data_s : word_t;
 
 
 
  signal xtal_en_s  : boolean;
  signal en_clk_s   : boolean;
  signal en_clk_s   : boolean;
 
 
  -- ALU signals
  -- ALU signals
  signal alu_data_s           : word_t;
  signal alu_data_s           : word_t;
  signal alu_write_accu_s     : boolean;
  signal alu_write_accu_s     : boolean;
Line 272... Line 274...
    report "include_bus_g must be either 1 or 0!"
    report "include_bus_g must be either 1 or 0!"
    severity failure;
    severity failure;
  -- pragma translate_on
  -- pragma translate_on
 
 
 
 
 
  xtal_en_s <= to_boolean(xtal_en_i);
  en_clk_s <= to_boolean(en_clk_i);
  en_clk_s <= to_boolean(en_clk_i);
 
 
  alu_b : t48_alu
  alu_b : t48_alu
    port map (
    port map (
      clk_i              => clk_i,
      clk_i              => clk_i,
Line 318... Line 321...
      xtal_div_3_g   => xtal_div_3_g
      xtal_div_3_g   => xtal_div_3_g
    )
    )
    port map (
    port map (
      clk_i          => clk_i,
      clk_i          => clk_i,
      xtal_i         => xtal_i,
      xtal_i         => xtal_i,
 
      xtal_en_i      => xtal_en_s,
      res_i          => reset_i,
      res_i          => reset_i,
      en_clk_i       => en_clk_s,
      en_clk_i       => en_clk_s,
      xtal3_o        => xtal3_s,
      xtal3_o        => xtal3_s,
      t0_o           => t0_o,
      t0_o           => t0_o,
      multi_cycle_i  => clk_multi_cycle_s,
      multi_cycle_i  => clk_multi_cycle_s,
Line 390... Line 394...
    port map (
    port map (
      clk_i                  => clk_i,
      clk_i                  => clk_i,
      res_i                  => reset_i,
      res_i                  => reset_i,
      en_clk_i               => en_clk_s,
      en_clk_i               => en_clk_s,
      xtal_i                 => xtal_i,
      xtal_i                 => xtal_i,
 
      xtal_en_i              => xtal_en_s,
      ea_i                   => ea_i,
      ea_i                   => ea_i,
      ale_i                  => ale_s,
      ale_i                  => ale_s,
      int_n_i                => int_n_i,
      int_n_i                => int_n_i,
      t0_dir_o               => t0_dir_o,
      t0_dir_o               => t0_dir_o,
      data_i                 => t48_data_s,
      data_i                 => t48_data_s,
Line 545... Line 550...
      port map (
      port map (
        clk_i         => clk_i,
        clk_i         => clk_i,
        res_i         => reset_i,
        res_i         => reset_i,
        en_clk_i      => en_clk_s,
        en_clk_i      => en_clk_s,
        xtal_i        => xtal_i,
        xtal_i        => xtal_i,
 
        xtal_en_i     => xtal_en_s,
        data_i        => t48_data_s,
        data_i        => t48_data_s,
        data_o        => p2_data_s,
        data_o        => p2_data_s,
        write_p2_i    => p2_write_p2_s,
        write_p2_i    => p2_write_p2_s,
        write_exp_i   => p2_write_exp_s,
        write_exp_i   => p2_write_exp_s,
        read_p2_i     => p2_read_p2_s,
        read_p2_i     => p2_read_p2_s,
Line 631... Line 637...
 
 
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- File History:
-- File History:
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.10  2005/11/01 21:32:58  arniml
 
-- wire signals for P2 low impeddance marker issue
 
--
-- Revision 1.9  2005/06/11 10:08:43  arniml
-- Revision 1.9  2005/06/11 10:08:43  arniml
-- introduce prefix 't48_' for all packages, entities and configurations
-- introduce prefix 't48_' for all packages, entities and configurations
--
--
-- Revision 1.8  2005/05/04 20:12:37  arniml
-- Revision 1.8  2005/05/04 20:12:37  arniml
-- Fix bug report:
-- Fix bug report:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.