OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [sim/] [rtl_sim/] [Makefile.hier] - Diff between revs 9 and 11

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 9 Rev 11
Line 1... Line 1...
 
##############################################################################
 
#
 
# Core Makefile for the T48 project.
 
#
 
# The dependencies for all VHDL source files are stored here.
 
# Include this file from within the tool-specific Makefile. See
 
# Makefile.ghdl for an example how to use it.
 
#
 
# The following environment/make variables are expected. Set them in the
 
# tool-specific Makefile or from the shell.
 
#
 
#  SOURCE_DIR : VHDL source base directory
 
#               /t48/rtl/vhdl
 
#
 
#  LIB_WORK   : object directory for the work library
 
#               /t48/sim/rtl_sim/
 
#
 
#  MAKE_LIB   : command to create the work library
 
#
 
#  ANALYZE    : command calling the tool-specific compiler for analysis of
 
#               the VHDL code
 
#
 
#  CLEAN      : command to clean the tool-object directory
 
#
 
#  Various VHDL design units.
 
#
 
#
 
# Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
 
#
 
# All rights reserved
 
#
 
##############################################################################
 
 
SOURCE_DIR = ../..
SOURCE_DIR = ../..
 
 
RTL_DIR   = $(SOURCE_DIR)/rtl/vhdl
RTL_DIR   = $(SOURCE_DIR)/rtl/vhdl
BENCH_DIR = $(SOURCE_DIR)/bench/vhdl
BENCH_DIR = $(SOURCE_DIR)/bench/vhdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.