OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [sim/] [rtl_sim/] [Makefile.hier] - Diff between revs 11 and 31

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 31
Line 7... Line 7...
# Makefile.ghdl for an example how to use it.
# Makefile.ghdl for an example how to use it.
#
#
# The following environment/make variables are expected. Set them in the
# The following environment/make variables are expected. Set them in the
# tool-specific Makefile or from the shell.
# tool-specific Makefile or from the shell.
#
#
#  SOURCE_DIR : VHDL source base directory
#  PROJECT_DIR : Project base directory
#               /t48/rtl/vhdl
#                Set in sw/init_project.sh
#
#
#  LIB_WORK   : object directory for the work library
#  LIB_WORK   : object directory for the work library
#               /t48/sim/rtl_sim/
#               /t48/sim/rtl_sim/
#
#
#  MAKE_LIB   : command to create the work library
#  MAKE_LIB   : command to create the work library
Line 29... Line 29...
#
#
# All rights reserved
# All rights reserved
#
#
##############################################################################
##############################################################################
 
 
SOURCE_DIR = ../..
RTL_DIR   = $(PROJECT_DIR)/rtl/vhdl
 
BENCH_DIR = $(PROJECT_DIR)/bench/vhdl
RTL_DIR   = $(SOURCE_DIR)/rtl/vhdl
 
BENCH_DIR = $(SOURCE_DIR)/bench/vhdl
 
 
 
 
 
$(LIB_WORK):
$(LIB_WORK):
        $(MAKE_LIB)
        $(MAKE_LIB)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.