Line 1... |
Line 1... |
|
|
Known bugs of the T48 uController core
|
Known bugs of the T48 uController core
|
======================================
|
======================================
|
Version: $Date: 2005-05-04 20:20:15 $
|
Version: $Date: 2005-06-08 19:23:24 $
|
|
|
|
|
Release 0.5 BETA
|
Release 0.5 BETA
|
----------------
|
----------------
|
|
|
*******************************************************************************
|
*******************************************************************************
|
|
MSB of Program Counter changed upon PC increment
|
|
|
|
The current implementation of the Program Counter allows that the MSB (bit 11)
|
|
is modifed when the PC increments at address 07FFh linear code execution. This
|
|
is contrary to the description found in "The Expanded MCS-48 System" which
|
|
states that bit 11 is only altered by JMP and CALL/RET but not by normal
|
|
increment.
|
|
|
|
Fixed in:
|
|
pmem_crtl.vhd 1.4
|
|
New regression test: white_box/pc_wrap_bit11
|
|
Fix will be included in next release.
|
|
|
|
*******************************************************************************
|
Wrong clock applied to T0
|
Wrong clock applied to T0
|
|
|
After executing the 'ENT0 CLK' instruction, the internal clock (XTAL divided
|
After executing the 'ENT0 CLK' instruction, the internal clock (XTAL divided
|
by 3) should be applied to T0.
|
by 3) should be applied to T0.
|
The t48_core applies clk_i to T0. This is equal to XTAL in the current
|
The t48_core applies clk_i to T0. This is equal to XTAL in the current
|
Line 25... |
Line 39... |
|
|
Release 0.4 BETA
|
Release 0.4 BETA
|
----------------
|
----------------
|
|
|
*******************************************************************************
|
*******************************************************************************
|
|
MSB of Program Counter changed upon PC increment
|
|
|
|
See above.
|
|
|
|
*******************************************************************************
|
Wrong clock applied to T0
|
Wrong clock applied to T0
|
|
|
See above.
|
See above.
|
|
|
*******************************************************************************
|
*******************************************************************************
|
Line 57... |
Line 76... |
|
|
Release 0.3 BETA
|
Release 0.3 BETA
|
----------------
|
----------------
|
|
|
*******************************************************************************
|
*******************************************************************************
|
|
MSB of Program Counter changed upon PC increment
|
|
|
|
See above.
|
|
|
|
*******************************************************************************
|
Wrong clock applied to T0
|
Wrong clock applied to T0
|
|
|
See above.
|
See above.
|
|
|
*******************************************************************************
|
*******************************************************************************
|
Line 92... |
Line 116... |
|
|
Release 0.2 BETA
|
Release 0.2 BETA
|
----------------
|
----------------
|
|
|
*******************************************************************************
|
*******************************************************************************
|
|
MSB of Program Counter changed upon PC increment
|
|
|
|
See above.
|
|
|
|
*******************************************************************************
|
Wrong clock applied to T0
|
Wrong clock applied to T0
|
|
|
See above.
|
See above.
|
|
|
*******************************************************************************
|
*******************************************************************************
|
Line 133... |
Line 162... |
|
|
Release 0.1 BETA
|
Release 0.1 BETA
|
----------------
|
----------------
|
|
|
*******************************************************************************
|
*******************************************************************************
|
|
MSB of Program Counter changed upon PC increment
|
|
|
|
See above.
|
|
|
|
*******************************************************************************
|
Wrong clock applied to T0
|
Wrong clock applied to T0
|
|
|
See above.
|
See above.
|
|
|
*******************************************************************************
|
*******************************************************************************
|