URL
https://opencores.org/ocsvn/t48/t48/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 88 |
Rev 124 |
Line 7... |
Line 7... |
* Please, notify me, if you make any changes to this file *
|
* Please, notify me, if you make any changes to this file *
|
* *
|
* *
|
* Adapted for the T48 uController project, 2004 by Arnim Laeuger *
|
* Adapted for the T48 uController project, 2004 by Arnim Laeuger *
|
* See http://www.opencores.org/projects.cgi/web/t48/overview *
|
* See http://www.opencores.org/projects.cgi/web/t48/overview *
|
* *
|
* *
|
* $Id: i8039.c,v 1.5 2004-05-01 17:20:42 arniml Exp $
|
* $Id: i8039.c,v 1.6 2004-07-03 14:38:11 arniml Exp $
|
* *
|
* *
|
* **** Change Log **** *
|
* **** Change Log **** *
|
* *
|
* *
|
* TLP (19-Jun-2001) *
|
* TLP (19-Jun-2001) *
|
* - Changed Ports 1 and 2 to quasi bidirectional output latched ports *
|
* - Changed Ports 1 and 2 to quasi bidirectional output latched ports *
|
Line 467... |
Line 467... |
R.PSW = (R.PSW & 0x0f) | (i & 0xf0); /* Stack is already changed by pull */
|
R.PSW = (R.PSW & 0x0f) | (i & 0xf0); /* Stack is already changed by pull */
|
regPTR = ((M_By) ? 24 : 0);
|
regPTR = ((M_By) ? 24 : 0);
|
|
|
R.irq_executing = I8039_NO_INT;
|
R.irq_executing = I8039_NO_INT;
|
|
|
|
R.A11 = R.A11ff;
|
|
|
/* Take an interrupt if a request is still being made */
|
/* Take an interrupt if a request is still being made */
|
if (R.irq_state == I8039_EXTERNAL_INT) {
|
if (R.irq_state == I8039_EXTERNAL_INT) {
|
R.irq_extra_cycles += Ext_IRQ(); /* Service External IRQ */
|
R.irq_extra_cycles += Ext_IRQ(); /* Service External IRQ */
|
}
|
}
|
else if (R.pending_irq == I8039_TIMCNT_INT) {
|
else if (R.pending_irq == I8039_TIMCNT_INT) {
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.