URL
https://opencores.org/ocsvn/t48/t48/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 58 |
Rev 74 |
| Line 7... |
Line 7... |
* Please, notify me, if you make any changes to this file *
|
* Please, notify me, if you make any changes to this file *
|
* *
|
* *
|
* Adapted for the T48 uController project, 2004 by Arnim Laeuger *
|
* Adapted for the T48 uController project, 2004 by Arnim Laeuger *
|
* See http://www.opencores.org/projects.cgi/web/t48/overview *
|
* See http://www.opencores.org/projects.cgi/web/t48/overview *
|
* *
|
* *
|
* $Id: i8039.c,v 1.3 2004-04-15 22:03:53 arniml Exp $
|
* $Id: i8039.c,v 1.4 2004-04-24 11:32:56 arniml Exp $
|
* *
|
* *
|
* **** Change Log **** *
|
* **** Change Log **** *
|
* *
|
* *
|
* TLP (19-Jun-2001) *
|
* TLP (19-Jun-2001) *
|
* - Changed Ports 1 and 2 to quasi bidirectional output latched ports *
|
* - Changed Ports 1 and 2 to quasi bidirectional output latched ports *
|
| Line 729... |
Line 729... |
case ACCU_HAS_AA:
|
case ACCU_HAS_AA:
|
accu_state = accu == 0x55 ? ACCU_HAS_55 : ACCU_IDLE;
|
accu_state = accu == 0x55 ? ACCU_HAS_55 : ACCU_IDLE;
|
break;
|
break;
|
|
|
case ACCU_HAS_55:
|
case ACCU_HAS_55:
|
accu_state = accu == 0x01 ? ACCU_PASS : ACCU_FAIL;
|
switch (accu) {
|
|
case 0x01:
|
|
accu_state = ACCU_PASS;
|
|
break;
|
|
case 0x00:
|
|
accu_state = ACCU_FAIL;
|
|
break;
|
|
default:
|
|
accu_state = ACCU_IDLE;
|
|
break;
|
|
}
|
break;
|
break;
|
|
|
case ACCU_PASS:
|
case ACCU_PASS:
|
case ACCU_FAIL:
|
case ACCU_FAIL:
|
break;
|
break;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.