OpenCores

URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] [black_box/] [xch/] [ind_rr/] [test.asm] - Diff between revs 12 and 36

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12	Rev 36
Line 1...	Line 1...
`;; *******************************************************************`	`;; *******************************************************************`
`;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:18 arniml Exp $`	`;; $Id: test.asm,v 1.2 2004-04-04 13:28:33 arniml Exp $`
`;;`	`;;`
`;; Test XCH A, @ Rr.`	`;; Test XCH A, @ Rr.`
`;; *******************************************************************`	`;; *******************************************************************`

`INCLUDE "cpu.inc"`	`INCLUDE "cpu.inc"`
Line 9...	Line 9...

`testR0R1 MACRO pos`	`testR0R1 MACRO pos`
`inc r0`	`inc r0`
`inc r1`	`inc r1`
`mov a, @r0`	`mov a, @r0`
`add a, #(~(0FFH - (1 << pos)) + 1) & 0FFH`	`cpl a`
	`add a, #~(1 << pos) & 0FFH`
	`cpl a`
`jnz fail`	`jnz fail`
`mov a, @r1`	`mov a, @r1`
`add a, #(~(0FFH - (1 << pos)) + 1) & 0FFH`	`cpl a`
	`add a, #~(1 << pos) & 0FFH`
	`cpl a`
`jnz fail`	`jnz fail`
`ENDM`	`ENDM`

`ORG 0`	`ORG 0`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.