OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] [bench/] [vhdl/] [tb.vhd] - Diff between revs 292 and 295

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 292 Rev 295
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- The testbench for t48_core.
-- The testbench for t48_core.
--
--
-- $Id: tb.vhd,v 1.14 2006-06-21 01:04:05 arniml Exp $
-- $Id: tb.vhd 295 2009-04-01 19:32:48Z arniml $
--
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
Line 558... Line 558...
  --
  --
  -----------------------------------------------------------------------------
  -----------------------------------------------------------------------------
 
 
end behav;
end behav;
 
 
 
 
-------------------------------------------------------------------------------
 
-- File History:
 
--
 
-- $Log: not supported by cvs2svn $
 
-- Revision 1.13  2006/06/20 00:45:26  arniml
 
-- new input xtal_en_i
 
--
 
-- Revision 1.12  2005/11/01 21:21:48  arniml
 
-- split low impedance markers for P2
 
--
 
-- Revision 1.11  2005/09/07 17:39:40  arniml
 
-- fix missing assignment to outclock
 
--
 
-- Revision 1.10  2004/05/21 11:24:47  arniml
 
-- split 4k internal ROM into
 
--   + 2k internal ROM
 
--   + 2k external ROM
 
-- EA of t48_core is driven by MSB of internal ROM address
 
-- if upper 2k block is selected, the system switches to EA mode on the fly
 
--
 
-- Revision 1.9  2004/05/17 14:43:33  arniml
 
-- add testbench peripherals for P1 and P2
 
-- this became necessary to observe a difference between externally applied
 
-- port data and internally applied port data
 
--
 
-- Revision 1.8  2004/04/25 20:41:48  arniml
 
-- connect if_timing to P2 output of T48
 
--
 
-- Revision 1.7  2004/04/25 16:23:21  arniml
 
-- added if_timing
 
--
 
-- Revision 1.6  2004/04/14 20:57:44  arniml
 
-- wait for instruction strobe after final end-of-simulation detection
 
-- this ensures that the last mov instruction is part of the dump and
 
-- enables 100% matching with i8039 simulator
 
--
 
-- Revision 1.5  2004/03/29 19:45:15  arniml
 
-- rename pX_limp to pX_low_imp
 
--
 
-- Revision 1.4  2004/03/28 21:30:25  arniml
 
-- connect prog_n_o
 
--
 
-- Revision 1.3  2004/03/26 22:39:28  arniml
 
-- enhance simulation result string
 
--
 
-- Revision 1.2  2004/03/24 23:22:35  arniml
 
-- put ext_ram on falling clock edge to sample the write enable properly
 
--
 
-- Revision 1.1  2004/03/24 21:42:10  arniml
 
-- initial check-in
 
--
 
-------------------------------------------------------------------------------
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.