OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] [rtl/] [vhdl/] [dmem_ctrl.vhd] - Diff between revs 179 and 222

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 179 Rev 222
Line 1... Line 1...
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
--
--
-- The Data Memory control unit.
-- The Data Memory control unit.
-- All accesses to the Data Memory are managed here.
-- All accesses to the Data Memory are managed here.
--
--
-- $Id: dmem_ctrl.vhd,v 1.4 2005-06-11 10:08:43 arniml Exp $
-- $Id: dmem_ctrl.vhd,v 1.5 2006-06-20 01:07:16 arniml Exp $
--
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
--
-- All rights reserved
-- All rights reserved
--
--
Line 152... Line 152...
  -----------------------------------------------------------------------------
  -----------------------------------------------------------------------------
  -- Process dmem_addr_reg
  -- Process dmem_addr_reg
  --
  --
  -- Purpose:
  -- Purpose:
  --   Implements the Data Memory Address Register.
  --   Implements the Data Memory Address Register.
  --   This register is necessary to hold the address during a write operation
  --   This register is required to hold the address during a write operation
  --   as we cannot hold the address in the input register of the
  --   as we cannot hold the address in the input register of the
  --   synchronous RAM (no clock suppression/gating).
  --   synchronous RAM (no clock suppression/gating).
  --
  --
 
  --   NOTE: May be obsoleted by clock enable feature of generic RTL RAM.
 
  --
  dmem_addr_reg: process (res_i, clk_i)
  dmem_addr_reg: process (res_i, clk_i)
  begin
  begin
    if res_i = res_active_c then
    if res_i = res_active_c then
      dmem_addr_q <= (others => '0');
      dmem_addr_q <= (others => '0');
 
 
Line 202... Line 204...
 
 
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- File History:
-- File History:
--
--
-- $Log: not supported by cvs2svn $
-- $Log: not supported by cvs2svn $
 
-- Revision 1.4  2005/06/11 10:08:43  arniml
 
-- introduce prefix 't48_' for all packages, entities and configurations
 
--
-- Revision 1.3  2004/04/24 23:44:25  arniml
-- Revision 1.3  2004/04/24 23:44:25  arniml
-- move from std_logic_arith to numeric_std
-- move from std_logic_arith to numeric_std
--
--
-- Revision 1.2  2004/04/18 18:58:29  arniml
-- Revision 1.2  2004/04/18 18:58:29  arniml
-- clean up sensitivity list
-- clean up sensitivity list

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.