| Line 93... |
Line 93... |
localparam INCREMENT_SP = 5'b10101;
|
localparam INCREMENT_SP = 5'b10101;
|
localparam PULL_STATUS = 5'b10110;
|
localparam PULL_STATUS = 5'b10110;
|
localparam PULL_PCL = 5'b10111;
|
localparam PULL_PCL = 5'b10111;
|
localparam PULL_PCH = 5'b11000;
|
localparam PULL_PCH = 5'b11000;
|
localparam INCREMENT_PC = 5'b11001;
|
localparam INCREMENT_PC = 5'b11001;
|
|
localparam PUSH_REGISTER = 5'b11010;
|
|
|
localparam RESET = 5'b11111;
|
localparam RESET = 5'b11111;
|
|
|
// OPCODES TODO: verify how this get synthesised
|
// OPCODES TODO: verify how this get synthesised
|
`include "../T6507LP_Package.v"
|
`include "../T6507LP_Package.v"
|
| Line 136... |
Line 137... |
|
|
// regs for the special instructions
|
// regs for the special instructions
|
reg break;
|
reg break;
|
reg rti;
|
reg rti;
|
reg rts;
|
reg rts;
|
|
reg pha;
|
|
reg php;
|
|
|
wire [ADDR_SIZE_:0] next_pc;
|
wire [ADDR_SIZE_:0] next_pc;
|
assign next_pc = pc + 13'b0000000000001;
|
assign next_pc = pc + 13'b0000000000001;
|
|
|
reg [ADDR_SIZE_:0] address_plus_index; // this would update more times than actually needed, consuming power.
|
reg [ADDR_SIZE_:0] address_plus_index; // this would update more times than actually needed, consuming power.
|
| Line 282... |
Line 285... |
end
|
end
|
else if (rti || rts) begin
|
else if (rti || rts) begin
|
address <= sp;
|
address <= sp;
|
control <= MEM_READ;
|
control <= MEM_READ;
|
end
|
end
|
|
else if (pha || php) begin
|
|
pc <= pc;
|
|
address <= sp;
|
|
data_out <= (pha) ? alu_result : alu_status;
|
|
control <= MEM_WRITE;
|
|
end
|
end
|
end
|
end
|
end
|
FETCH_HIGH_CALC_INDEX: begin
|
FETCH_HIGH_CALC_INDEX: begin
|
pc <= next_pc;
|
pc <= next_pc;
|
temp_addr[12:8] <= data_in[4:0];
|
temp_addr[12:8] <= data_in[4:0];
|
| Line 517... |
Line 526... |
end
|
end
|
INCREMENT_PC: begin
|
INCREMENT_PC: begin
|
pc <= next_pc;
|
pc <= next_pc;
|
address <= next_pc;
|
address <= next_pc;
|
end
|
end
|
|
PUSH_REGISTER: begin
|
|
pc <= pc;
|
|
address <= pc;
|
|
sp <= sp_minus_one;
|
|
control <= MEM_READ;
|
|
end
|
default: begin
|
default: begin
|
$write("unknown state"); // TODO: check if synth really ignores this 2 lines. Otherwise wrap it with a `ifdef
|
$write("unknown state"); // TODO: check if synth really ignores this 2 lines. Otherwise wrap it with a `ifdef
|
$finish(0);
|
$finish(0);
|
end
|
end
|
|
|
| Line 602... |
Line 617... |
next_state = PUSH_PCH;
|
next_state = PUSH_PCH;
|
end
|
end
|
else if (rti || rts) begin
|
else if (rti || rts) begin
|
next_state = INCREMENT_SP;
|
next_state = INCREMENT_SP;
|
end
|
end
|
|
else if (pha) begin
|
|
alu_opcode = ir;
|
|
alu_enable = 1'b1;
|
|
//alu_a = 8'h00;
|
|
next_state = PUSH_REGISTER;
|
|
end
|
|
else if (php) begin
|
|
next_state = PUSH_REGISTER;
|
|
end
|
end
|
end
|
end
|
end
|
READ_FROM_POINTER: begin
|
READ_FROM_POINTER: begin
|
if (indirectx) begin
|
if (indirectx) begin
|
next_state = READ_FROM_POINTER_X;
|
next_state = READ_FROM_POINTER_X;
|
| Line 766... |
Line 790... |
end
|
end
|
end
|
end
|
INCREMENT_PC: begin
|
INCREMENT_PC: begin
|
next_state = FETCH_OP;
|
next_state = FETCH_OP;
|
end
|
end
|
|
PUSH_REGISTER: begin
|
|
next_state = FETCH_OP;
|
|
end
|
default: begin
|
default: begin
|
next_state = RESET;
|
next_state = RESET;
|
end
|
end
|
endcase
|
endcase
|
end
|
end
|
| Line 797... |
Line 824... |
branch = 1'b0;
|
branch = 1'b0;
|
|
|
break = 1'b0;
|
break = 1'b0;
|
rti = 1'b0;
|
rti = 1'b0;
|
rts = 1'b0;
|
rts = 1'b0;
|
|
pha = 1'b0;
|
|
php = 1'b0;
|
|
|
case (ir)
|
case (ir)
|
CLC_IMP, CLD_IMP, CLI_IMP, CLV_IMP, DEX_IMP, DEY_IMP, INX_IMP, INY_IMP, NOP_IMP, PHA_IMP, PHP_IMP, PLA_IMP,
|
CLC_IMP, CLD_IMP, CLI_IMP, CLV_IMP, DEX_IMP, DEY_IMP, INX_IMP, INY_IMP, NOP_IMP,
|
PLP_IMP, SEC_IMP, SED_IMP, SEI_IMP, TAX_IMP, TAY_IMP, TSX_IMP, TXA_IMP, TXS_IMP, TYA_IMP: begin
|
SEC_IMP, SED_IMP, SEI_IMP, TAX_IMP, TAY_IMP, TSX_IMP, TXA_IMP, TXS_IMP, TYA_IMP: begin
|
implied = 1'b1;
|
implied = 1'b1;
|
end
|
end
|
ASL_ACC, LSR_ACC, ROL_ACC, ROR_ACC: begin
|
ASL_ACC, LSR_ACC, ROL_ACC, ROR_ACC: begin
|
accumulator = 1'b1;
|
accumulator = 1'b1;
|
end
|
end
|
| Line 947... |
Line 976... |
rti = 1'b1;
|
rti = 1'b1;
|
end
|
end
|
RTS_IMP: begin
|
RTS_IMP: begin
|
rts = 1'b1;
|
rts = 1'b1;
|
end
|
end
|
|
PHA_IMP: begin
|
|
pha = 1'b1;
|
|
end
|
|
PHP_IMP: begin
|
|
php = 1'b1;
|
|
end
|
default: begin
|
default: begin
|
$write("state : %b", state);
|
$write("state : %b", state);
|
if (reset_n == 1 && state != FETCH_OP_FIX_PC) begin // the processor is NOT being reset neither it is fixing the pc
|
if (reset_n == 1 && state != FETCH_OP_FIX_PC) begin // the processor is NOT being reset neither it is fixing the pc
|
$write("\nunknown OPCODE!!!!! 0x%h\n", ir);
|
$write("\nunknown OPCODE!!!!! 0x%h\n", ir);
|
$finish();
|
$finish();
|
