URL
https://opencores.org/ocsvn/t6507lp/t6507lp/trunk
[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_fsm_tb.v] - Diff between revs 115 and 116
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 115 |
Rev 116 |
| Line 64... |
Line 64... |
|
|
integer my_i;
|
integer my_i;
|
|
|
`include "T6507LP_Package.v"
|
`include "T6507LP_Package.v"
|
|
|
t6507lp_fsm #(8,13) my_dut(clk, reset_n, alu_result, alu_status, data_in, address, mem_rw, data_out, alu_opcode, alu_a, alu_enable, alu_x, alu_y);
|
t6507lp_fsm #(8,13) my_dut(
|
|
.clk(clk),
|
|
.reset_n(reset_n),
|
|
.alu_result(alu_result),
|
|
.alu_status(alu_status),
|
|
.data_in(data_in),
|
|
.address(address),
|
|
.mem_rw(mem_rw),
|
|
.data_out(data_out),
|
|
.alu_opcode(alu_opcode),
|
|
.alu_a(alu_a),
|
|
.alu_enable(alu_enable),
|
|
.alu_x(alu_x),
|
|
.alu_y(alu_y)
|
|
);
|
|
|
always #10 clk = ~clk;
|
always #10 clk = ~clk;
|
|
|
reg[7:0] fake_mem[2**13-1:0];
|
reg[7:0] fake_mem[2**13-1:0];
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
