URL
https://opencores.org/ocsvn/t6507lp/t6507lp/trunk
[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_fsm_tb.v] - Diff between revs 87 and 88
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 87 |
Rev 88 |
| Line 110... |
Line 110... |
fake_mem[29] = STA_ZPX; // testing ZPX mode, WRITE type. MEM[x+2] = A;
|
fake_mem[29] = STA_ZPX; // testing ZPX mode, WRITE type. MEM[x+2] = A;
|
fake_mem[30] = 8'h02;
|
fake_mem[30] = 8'h02;
|
fake_mem[31] = LDA_ABX; // testing ABX mode, READ TYPE. No page crossed.
|
fake_mem[31] = LDA_ABX; // testing ABX mode, READ TYPE. No page crossed.
|
fake_mem[32] = 8'h0a;
|
fake_mem[32] = 8'h0a;
|
fake_mem[33] = 8'h00;
|
fake_mem[33] = 8'h00;
|
|
fake_mem[34] = LDA_ABX; // testing ABX mode, READ TYPE. Page crossed.
|
|
fake_mem[35] = 8'hff;
|
|
fake_mem[36] = 8'h00;
|
|
|
|
|
@(negedge clk) // will wait for next negative edge of the clock (t=20)
|
@(negedge clk) // will wait for next negative edge of the clock (t=20)
|
reset_n=1'b1;
|
reset_n=1'b1;
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
