OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6532.v] - Diff between revs 194 and 196

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 194 Rev 196
Line 60... Line 60...
 
 
        reg [DATA_SIZE_:0] ram [127:0];
        reg [DATA_SIZE_:0] ram [127:0];
        reg [DATA_SIZE_:0] port_a;
        reg [DATA_SIZE_:0] port_a;
        reg [DATA_SIZE_:0] port_b;
        reg [DATA_SIZE_:0] port_b;
        reg [DATA_SIZE_:0] ddra;
        reg [DATA_SIZE_:0] ddra;
        wire [DATA_SIZE_:0] ddrb;
        reg [DATA_SIZE_:0] timer;
 
        reg [DATA_SIZE_:0] 1c_timer;
 
        reg [DATA_SIZE_:0] 8c_timer;
 
        reg [DATA_SIZE_:0] 64c_timer;
 
        reg [DATA_SIZE_:0] 1024c_timer;
 
 
        reg [DATA_SIZE_:0] data_drv;
        reg [DATA_SIZE_:0] data_drv;
 
 
        assign data = (rw_mem) ? 8'bZ: data_drv; // if i am writing the bus receives the data from cpu, else local data.  
        assign data = (rw_mem) ? 8'bZ: data_drv; // if i am writing the bus receives the data from cpu, else local data.  
 
 
Line 89... Line 93...
                port_a[4] <= (ddra[4] == 0) ? io_lines[12] : port_a[4];
                port_a[4] <= (ddra[4] == 0) ? io_lines[12] : port_a[4];
                port_a[5] <= (ddra[5] == 0) ? io_lines[13] : port_a[5];
                port_a[5] <= (ddra[5] == 0) ? io_lines[13] : port_a[5];
                port_a[6] <= (ddra[6] == 0) ? io_lines[14] : port_a[6];
                port_a[6] <= (ddra[6] == 0) ? io_lines[14] : port_a[6];
                port_a[7] <= (ddra[7] == 0) ? io_lines[15] : port_a[7];
                port_a[7] <= (ddra[7] == 0) ? io_lines[15] : port_a[7];
 
 
                if (enable && rw_mem) begin
                if (enable && rw_mem == 0) begin // reading! 
                        case (address)
                        case (address)
                                8'h80: data_drv = port_a;
                                8'h80: data_drv = port_a;
                                8'h81: data_drv = ddra;
                                8'h81: data_drv = ddra;
                                8'h82: data_drv = port_b;
                                8'h82: data_drv = port_b;
                                8'h83: data_drv = ddrb;
                                8'h83: data_drv = 8'h00; // portb ddr is always input
                                8'h84: ;
                                8'h84: data_drv = timer;
                                8'h94: ;
                                8'h94: ;
                                8'h95: ;
                                8'h95: ;
                                8'h96: ;
                                8'h96: ;
                                8'h97: ;
                                8'h97: ;
                                default: ;
                                default: ;
                        endcase
                        endcase
                end
                end
        end
        end
 
 
        always @(*) begin
 
                io_ports[3] = 8'h00; // portb ddr is always input
 
                io_ports[1] = ddra;
 
        end
 
 
 
        // io
 
        // timer
        // timer
        // ram
        // ram
 
 
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.