OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [test_top.v] - Diff between revs 232 and 233

Show entire file | Details | Blame | View Log

Rev 232 Rev 233
Line 54... Line 54...
output [3:0] VGA_B;
output [3:0] VGA_B;
output [9:0] LEDR;
output [9:0] LEDR;
output VGA_VS;
output VGA_VS;
output VGA_HS;
output VGA_HS;
 
 
wire [11:0] pixel;
wire [2:0] pixel;
wire [8:0] vert_counter;
wire [10:0] read_addr;
 
wire [10:0] write_addr;
 
wire [2:0] read_data;
 
wire [2:0] write_data;
 
wire write_enable_n;
 
wire clk_358;
 
 
        vga_controller vga_controller (
        vga_controller vga_controller (
                .reset_n(reset_n),
                .reset_n(reset_n),
                .clk_50(clk_50),
                .clk_50(clk_50),
                .pixel(pixel),
                .pixel(pixel),
Line 68... Line 73...
                .VGA_G(VGA_G),
                .VGA_G(VGA_G),
                .VGA_B(VGA_B),
                .VGA_B(VGA_B),
                .LEDR(LEDR),
                .LEDR(LEDR),
                .VGA_VS(VGA_VS),
                .VGA_VS(VGA_VS),
                .VGA_HS(VGA_HS),
                .VGA_HS(VGA_HS),
                .vert_counter(vert_counter),
                .read_addr(read_addr),
                .clk_358(clk_358)
                .read_data(read_data)
        );
        );
 
 
        controller_test controller_test (
        controller_test controller_test (
                .reset_n(reset_n),
                .reset_n(reset_n),
                .clk_50(clk_50),
                .clk_50(clk_50),
                .pixel(pixel),
                .pixel(pixel),
                .vert_counter(vert_counter),
                .write_addr(write_addr),
 
                .write_data(write_data),
 
                .write_enable_n(write_enable_n),
                .clk_358(clk_358)
                .clk_358(clk_358)
        );
        );
 
 
 
        video_mem video_mem (
 
                .clk_358(clk_358),
 
                .reset_n(reset_n),
 
                .write_addr(write_addr),
 
                .write_enable_n(write_enable_n),
 
                .read_addr(read_addr),
 
                .write_data(write_data),
 
                .read_data(read_data)
 
        );
 
 
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.