URL
https://opencores.org/ocsvn/t6507lp/t6507lp/trunk
[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [vga_controller.v] - Diff between revs 222 and 223
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 222 |
Rev 223 |
| Line 44... |
Line 44... |
|
|
`include "timescale.v"
|
`include "timescale.v"
|
|
|
module vga_controller ( reset, clk_50, SW, VGA_R, VGA_G, VGA_B, LEDR, VGA_VS, VGA_HS);
|
module vga_controller ( reset, clk_50, SW, VGA_R, VGA_G, VGA_B, LEDR, VGA_VS, VGA_HS);
|
|
|
input reset,
|
input reset;
|
input clk_50,
|
input clk_50;
|
input [8:0] SW,
|
input [8:0] SW;
|
output reg [3:0] VGA_R,
|
output reg [3:0] VGA_R;
|
output reg [3:0] VGA_G,
|
output reg [3:0] VGA_G;
|
output reg [3:0] VGA_B,
|
output reg [3:0] VGA_B;
|
output [9:0] LEDR,
|
output [9:0] LEDR;
|
output reg VGA_VS,
|
output reg VGA_VS;
|
output reg VGA_HS
|
output reg VGA_HS;
|
|
|
|
|
reg clk_25;
|
reg clk_25;
|
reg [9:0] hc;
|
reg [9:0] hc;
|
reg [9:0] vc;
|
reg [9:0] vc;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
