OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] [t80/] [trunk/] [rtl/] [vhdl/] [DebugSystemXR.vhd] - Diff between revs 19 and 35

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 35
Line 106... Line 106...
                UART0_D when UART0CS_n = '0' else
                UART0_D when UART0CS_n = '0' else
                UART1_D when UART1CS_n = '0' else
                UART1_D when UART1CS_n = '0' else
                ROM_D;
                ROM_D;
 
 
        u0 : entity work.T80s
        u0 : entity work.T80s
                        generic map(Mode => 1, T2Write => 1)
                        generic map(Mode => 1, T2Write => 1, IOWait => 0)
                        port map(
                        port map(
                                RESET_n => RESET_s,
                                RESET_n => RESET_s,
                                CLK_n => Clk,
                                CLK_n => Clk,
                                WAIT_n => WAIT_n,
                                WAIT_n => WAIT_n,
                                INT_n => INT_n,
                                INT_n => INT_n,

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.