URL
https://opencores.org/ocsvn/t80/t80/trunk
[/] [t80/] [trunk/] [sim/] [rtl_sim/] [bin/] [compile.do] - Diff between revs 35 and 43
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 35 |
Rev 43 |
| Line 5... |
Line 5... |
vcom ../../../rtl/vhdl/T80.vhd
|
vcom ../../../rtl/vhdl/T80.vhd
|
vcom ../../../rtl/vhdl/T80a.vhd
|
vcom ../../../rtl/vhdl/T80a.vhd
|
vcom ../../../rtl/vhdl/T80s.vhd
|
vcom ../../../rtl/vhdl/T80s.vhd
|
vcom ../../../rtl/vhdl/T16450.vhd
|
vcom ../../../rtl/vhdl/T16450.vhd
|
vcom ../../../rtl/vhdl/SSRAM2.vhd
|
vcom ../../../rtl/vhdl/SSRAM2.vhd
|
|
vcom ../../../bench/vhdl/MonZ80.vhd
|
vcom ../../../rtl/vhdl/DebugSystem.vhd -93
|
vcom ../../../rtl/vhdl/DebugSystem.vhd -93
|
vcom ../../../bench/vhdl/ROM80.vhd
|
vcom ../../../bench/vhdl/ROM80.vhd
|
vcom ../../../bench/vhdl/StimLog.vhd -93
|
vcom ../../../bench/vhdl/StimLog.vhd -93
|
vcom ../../../bench/vhdl/AsyncLog.vhd -93
|
vcom ../../../bench/vhdl/AsyncLog.vhd -93
|
vcom ../../../bench/vhdl/AsyncStim.vhd -93
|
vcom ../../../bench/vhdl/AsyncStim.vhd -93
|
vcom ../../../bench/vhdl/SRAM.vhd -93
|
vcom ../../../bench/vhdl/SRAM.vhd -93
|
vcom ../../../bench/vhdl/TestBench.vhd -93
|
vcom ../../../bench/vhdl/TestBench.vhd -93
|
vcom ../../../syn/xilinx/src/MonZ80_leo.vhd
|
|
vcom ../../../bench/vhdl/DebugSystem_TB.vhd -93
|
vcom ../../../bench/vhdl/DebugSystem_TB.vhd -93
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.