OpenCores
URL https://opencores.org/ocsvn/tcp_socket/tcp_socket/trunk

Subversion Repositories tcp_socket

[/] [tcp_socket/] [trunk/] [scripts/] [atlys.py] - Diff between revs 2 and 3

Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 17... Line 17...
shutil.copyfile("xilinx_input/bitgen.opt", os.path.join(working_directory, "bitgen.opt"))
shutil.copyfile("xilinx_input/bitgen.opt", os.path.join(working_directory, "bitgen.opt"))
os.chdir(working_directory)
os.chdir(working_directory)
 
 
if "compile" in sys.argv or "all" in sys.argv:
if "compile" in sys.argv or "all" in sys.argv:
    print "Compiling C files using chips ...."
    print "Compiling C files using chips ...."
    retval = os.system("../chips2/c2verilog ../source/user_design_atlys.c")
    retval = os.system("../chips2/c2verilog ../source/user_design.c")
    retval = os.system("../chips2/c2verilog ../source/server.c")
    retval = os.system("../chips2/c2verilog ../source/server.c")
    if retval != 0:
    if retval != 0:
        sys.exit(-1)
        sys.exit(-1)
 
 
 
if "synth_estimate" in sys.argv:
 
    print "Test build to estimate size ...."
 
    os.mkdir(os.path.join(current_directory, "synth_estimate"))
 
    os.chdir(os.path.join(current_directory, "synth_estimate"))
 
    retval = os.system("../chips2/c2verilog ../source/server.c")
 
    output_file = open("server.prj", "w")
 
    output_file.write("verilog work server.v")
 
    output_file.close()
 
    os.system("%s/xflow -synth xst_mixed.opt -p XC6Slx45-CSG324 -implement balanced.opt -config bitgen.opt server"%xilinx)
 
    os.chdir(current_directory)
 
    shutil.rmtree("synth_estimate")
 
 
if "build" in sys.argv or "all" in sys.argv:
if "build" in sys.argv or "all" in sys.argv:
    print "Building Demo using Xilinx ise ...."
    print "Building Demo using Xilinx ise ...."
    retval = os.system("%s/xflow -synth xst_mixed.opt -p XC6Slx45-CSG324 -implement balanced.opt -config bitgen.opt ATLYS"%xilinx)
    retval = os.system("%s/xflow -synth xst_mixed.opt -p XC6Slx45-CSG324 -implement balanced.opt -config bitgen.opt ATLYS"%xilinx)
    if retval != 0:
    if retval != 0:
        sys.exit(-1)
        sys.exit(-1)
 
    shutil.copyfile("server.v", os.path.join(current_directory, "precompiled", "server.v"))
 
    shutil.copyfile("ATLYS.bit", os.path.join(current_directory, "precompiled", "ATLYS.bit"))
 
 
if "download" in sys.argv or "all" in sys.argv:
if "download" in sys.argv or "all" in sys.argv:
    print "Downloading bit file to development kit ...."
    print "Downloading bit file to development kit ...."
    retval = os.system("sudo djtgcfg prog -d Atlys -i 0 -f ATLYS.bit")
    retval = os.system("sudo djtgcfg prog -d Atlys -i 0 -f ATLYS.bit")
    if retval != 0:
    if retval != 0:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.