URL
https://opencores.org/ocsvn/test_project/test_project/trunk
Show entire file |
Details |
Blame |
View Log
Rev 47 |
Rev 48 |
Line 30... |
Line 30... |
#ifndef ORPSOC_ACCESS__H
|
#ifndef ORPSOC_ACCESS__H
|
#define ORPSOC_ACCESS__H
|
#define ORPSOC_ACCESS__H
|
|
|
#include <stdint.h>
|
#include <stdint.h>
|
|
|
class Vorpsoc_fpga_top;
|
class Vorpsoc_top;
|
class Vorpsoc_fpga_top_orpsoc_fpga_top;
|
class Vorpsoc_top_orpsoc_top;
|
class Vorpsoc_fpga_top_or1200_ctrl;
|
class Vorpsoc_top_or1200_ctrl;
|
class Vorpsoc_fpga_top_or1200_rfram_generic;
|
class Vorpsoc_top_or1200_dpram;
|
|
|
|
|
//! Access functions to the Verilator model
|
//! Access functions to the Verilator model
|
|
|
//! This class encapsulates access to the Verilator model, allowing other
|
//! This class encapsulates access to the Verilator model, allowing other
|
Line 46... |
Line 46... |
class OrpsocAccess
|
class OrpsocAccess
|
{
|
{
|
public:
|
public:
|
|
|
// Constructor
|
// Constructor
|
OrpsocAccess (Vorpsoc_fpga_top *orpsoc_fpga_top);
|
OrpsocAccess (Vorpsoc_top *orpsoc_top);
|
|
|
// Accessor functions
|
// Accessor functions
|
bool getWbFreeze ();
|
bool getWbFreeze ();
|
uint32_t getWbInsn ();
|
uint32_t getWbInsn ();
|
uint32_t getGpr (uint32_t regNum);
|
uint32_t getGpr (uint32_t regNum);
|
|
|
private:
|
private:
|
|
|
// Pointers to modules with accessor functions
|
// Pointers to modules with accessor functions
|
Vorpsoc_fpga_top_or1200_ctrl *or1200_ctrl;
|
Vorpsoc_top_or1200_ctrl *or1200_ctrl;
|
Vorpsoc_fpga_top_or1200_rfram_generic *rf_a;
|
Vorpsoc_top_or1200_dpram *rf_a;
|
|
|
}; // OrpsocAccess ()
|
}; // OrpsocAccess ()
|
|
|
#endif // ORPSOC_ACCESS__H
|
#endif // ORPSOC_ACCESS__H
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.