OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [linux_sd_driver/] [drivers/] [mmc/] [host/] [mmc_ocores.h] - Diff between revs 81 and 82

Show entire file | Details | Blame | View Log

Rev 81 Rev 82
Line 55... Line 55...
//Normal Interupt signal enable register
//Normal Interupt signal enable register
#define ECC 0x1 //Interupt on CommandComplete 
#define ECC 0x1 //Interupt on CommandComplete 
#define EEI 0x8000 //Interupt on CommandError
#define EEI 0x8000 //Interupt on CommandError
 
 
//Data Interupt
//Data Interupt
#define TRE 0x10
 
#define CMDE 0x08
#define TRE 0x20
 
#define CMDE 0x10
#define FIFOE 0x04
#define FIFOE 0x04
#define MRC 0x02
#define MRC 0x02
#define TRS 0x01
#define TRS 0x01
 
 
#define SD_ENABLE 0
#define SD_ENABLE 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.