Line 88... |
Line 88... |
SW_DIR=$(PROJECT_ROOT)/sw
|
SW_DIR=$(PROJECT_ROOT)/sw
|
|
|
ICARUS=iverilog
|
ICARUS=iverilog
|
ICARUS_VVP=vvp
|
ICARUS_VVP=vvp
|
ICARUS_COMMAND_FILE=icarus.scr
|
ICARUS_COMMAND_FILE=icarus.scr
|
|
VLT_COMMAND_FILE=verilator.scr
|
SIM_MEM_FILE="flash.in"
|
SIM_MEM_FILE="flash.in"
|
SIM_SUCCESS_MESSAGE=deaddead
|
SIM_SUCCESS_MESSAGE=deaddead
|
|
|
.PHONY: prepare_rtl
|
.PHONY: prepare_rtl
|
prepare_rtl:
|
prepare_rtl:
|
Line 231... |
Line 232... |
fi; \
|
fi; \
|
echo "\t####"; echo; \
|
echo "\t####"; echo; \
|
done
|
done
|
|
|
|
|
|
|
|
vlt-tests: prepare_sw prepare_rtl prepare_vlt
|
|
@if [ ! -d $(SIM_RESULTS_DIR) ]; then mkdir -p $(SIM_RESULTS_DIR); fi
|
|
@echo
|
|
@echo "Beginning loop that will complete the following tests: $(TESTS)"
|
|
@echo
|
|
@for TEST in $(TESTS); do \
|
|
echo "################################################################################"; \
|
|
echo; \
|
|
echo "\t#### Current test: $$TEST ####"; echo; \
|
|
echo "\t#### Compiling software ####"; echo; \
|
|
CURRENT_TEST_SW_DIR=$(SW_DIR)/`echo $$TEST | cut -d "-" -f 1`; \
|
|
$(MAKE) -C $$CURRENT_TEST_SW_DIR $$TEST; \
|
|
rm -f $(SIM_RUN_DIR)/$(SIM_MEM_FILE); \
|
|
ln -s $$CURRENT_TEST_SW_DIR/$$TEST.hex $(SIM_RUN_DIR)/$(SIM_MEM_FILE); \
|
|
echo ; \
|
|
echo "\t#### Compiling RTL ####"; \
|
|
rm -f $(SIM_RUN_DIR)/a.out; \
|
|
$(ICARUS) -c $(SIM_RUN_DIR)/$(ICARUS_COMMAND_FILE).generated $(RTL_SIM_FLAGS); \
|
|
echo; \
|
|
echo "\t#### Beginning simulation ####"; \
|
|
time -p $(ICARUS_VVP) -l $(SIM_RESULTS_DIR)/$$TEST-vvp-out.log a.out ; \
|
|
if [ $$? -gt 0 ]; then exit $$?; fi; \
|
|
TEST_RESULT=`cat $(SIM_RESULTS_DIR)/$$TEST-general.log | grep report | grep $(SIM_SUCCESS_MESSAGE) -c`; \
|
|
echo; echo "\t####"; \
|
|
if [ $$TEST_RESULT -gt 0 ]; then \
|
|
echo "\t#### Test $$TEST PASSED ####";\
|
|
else echo "\t#### Test $$TEST FAILED ####";\
|
|
fi; \
|
|
echo "\t####"; echo; \
|
|
done
|
|
|
|
prepare_vlt:
|
|
sed < $(SIM_BIN_DIR)/$(VLT_COMMAND_FILE) > $(SIM_RUN_DIR)/$(VLT_COMMAND_FILE).generated \
|
|
-e s!\$$BENCH_DIR!$(BENCH_VERILOG_DIR)! \
|
|
-e s!\$$RTL_DIR!$(RTL_VERILOG_DIR)! \
|
|
-e s!\$$BACKEND_DIR!$(BACKEND_DIR)! \
|
|
-e \\!^//.*\$$!d -e \\!^\$$!d;
|
|
|
|
|
|
|
clean-sw:
|
clean-sw:
|
@for TEST in $(TESTS); do \
|
@for TEST in $(TESTS); do \
|
echo "Current test: $$TEST"; \
|
echo "Current test: $$TEST"; \
|
CURRENT_TEST_SW_DIR=$(SW_DIR)/`echo $$TEST | cut -d "-" -f 1`; \
|
CURRENT_TEST_SW_DIR=$(SW_DIR)/`echo $$TEST | cut -d "-" -f 1`; \
|
echo "Current test sw directory: " $$CURRENT_TEST_SW_DIR; \
|
echo "Current test sw directory: " $$CURRENT_TEST_SW_DIR; \
|