URL
https://opencores.org/ocsvn/test_project/test_project/trunk
[/] [test_project/] [trunk/] [sim/] [bin/] [icarus.scr] - Diff between revs 35 and 41
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 35 |
Rev 41 |
Line 1... |
Line 1... |
|
// This file should be processed by the Makefile before being used
|
+incdir+$BENCH_DIR
|
+incdir+$BENCH_DIR
|
+incdir+$BACKEND_DIR
|
+incdir+$BACKEND_DIR
|
+incdir+$RTL_DIR
|
+incdir+$RTL_DIR
|
+incdir+$RTL_DIR/components/uart16550
|
+incdir+$RTL_DIR/components/uart16550
|
+incdir+$RTL_DIR/components/ethernet
|
+incdir+$RTL_DIR/components/ethernet
|
Line 20... |
Line 21... |
|
|
// Simulation library file
|
// Simulation library file
|
$BACKEND_DIR/sim_lib.v
|
$BACKEND_DIR/sim_lib.v
|
|
|
// RTL files (top)
|
// RTL files (top)
|
$RTL_DIR/orp_soc.v
|
$RTL_DIR/orpsoc_top.v
|
|
|
// Interconnect top level file
|
// Interconnect top level file
|
$RTL_DIR/intercon.vm
|
$RTL_DIR/intercon.vm
|
$RTL_DIR/dummy_slave.v
|
$RTL_DIR/dummy_slave.v
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.