OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [except/] [except_test_s.S] - Diff between revs 25 and 33

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 25 Rev 33
Line 37... Line 37...
        .extern _excpt_range
        .extern _excpt_range
        .extern _excpt_syscall
        .extern _excpt_syscall
        .extern _excpt_break
        .extern _excpt_break
        .extern _excpt_trap
        .extern _excpt_trap
 
 
        .org    0x200
        // Assuming .vectors is defined from 0x200 in the linker script
 
        .org    0x000
_buserr_vector:
_buserr_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 63... Line 64...
        l.ori   r10,r10,lo(_excpt_buserr)
        l.ori   r10,r10,lo(_excpt_buserr)
        l.lwz   r10,0x0(r10)
        l.lwz   r10,0x0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0x300
        .org    0x100
_dpfault_vector:
_dpfault_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 89... Line 90...
        l.ori   r10,r10,lo(_excpt_dpfault)
        l.ori   r10,r10,lo(_excpt_dpfault)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0x400
        .org    0x200
_ipfault_vector:
_ipfault_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 115... Line 116...
        l.ori   r10,r10,lo(_excpt_ipfault)
        l.ori   r10,r10,lo(_excpt_ipfault)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0x500
        .org    0x300
_tick_vector:
_tick_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 141... Line 142...
        l.ori   r10,r10,lo(_excpt_tick)
        l.ori   r10,r10,lo(_excpt_tick)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0x600
        .org    0x400
_align_vector:
_align_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 167... Line 168...
        l.ori   r10,r10,lo(_excpt_align)
        l.ori   r10,r10,lo(_excpt_align)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0x700
        .org    0x500
_illinsn_vector:
_illinsn_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 193... Line 194...
        l.ori   r10,r10,lo(_excpt_illinsn)
        l.ori   r10,r10,lo(_excpt_illinsn)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0x800
        .org    0x600
_int_vector:
_int_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 219... Line 220...
        l.ori   r10,r10,lo(_excpt_int)
        l.ori   r10,r10,lo(_excpt_int)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0x900
        .org    0x700
_dtlbmiss_vector:
_dtlbmiss_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 245... Line 246...
        l.ori   r10,r10,lo(_excpt_dtlbmiss)
        l.ori   r10,r10,lo(_excpt_dtlbmiss)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0xa00
        .org    0x800
_itlbmiss_vector:
_itlbmiss_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 271... Line 272...
        l.ori   r10,r10,lo(_excpt_itlbmiss)
        l.ori   r10,r10,lo(_excpt_itlbmiss)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0xb00
        .org    0x900
_range_vector:
_range_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 297... Line 298...
        l.ori   r10,r10,lo(_excpt_range)
        l.ori   r10,r10,lo(_excpt_range)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0xc00
        .org    0xa00
_syscall_vector:
_syscall_vector:
        l.nop
        l.nop
        l.addi  r3,r3,4
        l.addi  r3,r3,4
 
 
        l.mfspr r4,r0,SPR_SR
        l.mfspr r4,r0,SPR_SR
Line 322... Line 323...
        l.mtspr r0,r4,SPR_EPCR_BASE
        l.mtspr r0,r4,SPR_EPCR_BASE
 
 
        l.rfe
        l.rfe
        l.addi  r3,r3,8
        l.addi  r3,r3,8
 
 
        .org    0xd00
        .org    0xb00
_break_vector:
_break_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs
Line 348... Line 349...
        l.ori   r10,r10,lo(_excpt_break)
        l.ori   r10,r10,lo(_excpt_break)
        l.lwz   r10,0(r10)
        l.lwz   r10,0(r10)
        l.jr    r10
        l.jr    r10
        l.nop
        l.nop
 
 
        .org    0xe00
        .org    0xc00
_trap_vector:
_trap_vector:
        l.nop
        l.nop
        l.addi  r1,r1,-116
        l.addi  r1,r1,-116
        l.sw    0x18(r1),r9
        l.sw    0x18(r1),r9
        l.jal   store_regs
        l.jal   store_regs

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.