OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [tick/] [tick.S] - Diff between revs 33 and 52

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 33 Rev 52
Line 21... Line 21...
   detect this using assertion routine at the end.
   detect this using assertion routine at the end.
*/
*/
 
 
#define  RAM_START 0x00010000
#define  RAM_START 0x00010000
 
 
.section .vectors, "ax"
.section .vectors, "ax" // section begins at 0x200 so the handler is installed at 0x500 (0x200+0x300)
 
 
.org 0x300
.org 0x300
#
#
# Interrupt handler
# Interrupt handler
#
#
Line 81... Line 81...
  l.nop   2             #print r3
  l.nop   2             #print r3
 
 
  l.addi  r3,r0,0xeeee
  l.addi  r3,r0,0xeeee
  l.nop   2
  l.nop   2
  l.addi  r3,r0,1
  l.addi  r3,r0,1
  l.jal   _exit
  l.jal   _or32_exit
  l.nop
  l.nop
1:
1:
  l.j     1b
  l.j     1b
  l.nop
  l.nop
 
 
Line 301... Line 301...
#
#
  l.movhi r3,hi(0xdeaddead)
  l.movhi r3,hi(0xdeaddead)
  l.ori   r3,r3,lo(0xdeaddead)
  l.ori   r3,r3,lo(0xdeaddead)
  l.nop   2
  l.nop   2
  l.addi  r3,r0,0
  l.addi  r3,r0,0
  l.jal   _exit
  l.jal   _or32_exit
  l.nop
  l.nop
_ok:
_ok:
  l.j     _ok
  l.j     _ok
  l.nop
  l.nop
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.