URL
https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 28 |
Rev 82 |
Line 57... |
Line 57... |
//Wires to WBM
|
//Wires to WBM
|
output reg oTriggerWBM,
|
output reg oTriggerWBM,
|
output wire[`WIDTH-1:0] oAddressWBM,
|
output wire[`WIDTH-1:0] oAddressWBM,
|
output reg oSetAddressWBM,
|
output reg oSetAddressWBM,
|
output wire[`DATA_ADDRESS_WIDTH-1:0] oRAMWriteAddress,
|
output wire[`DATA_ADDRESS_WIDTH-1:0] oRAMWriteAddress,
|
|
`ifdef DEBUG
|
|
input wire[`MAX_CORES-1:0] iDebug_CoreID,
|
|
`endif
|
output reg oRAMWriteEnable
|
output reg oRAMWriteEnable
|
|
|
);
|
);
|
|
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.