OpenCores
URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [gpu_16_cores/] [rtl/] [GPU/] [CORES/] [EXE/] [Module_ExecutionFSM.v] - Diff between revs 76 and 82

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 76 Rev 82
Line 431... Line 431...
        .D( iSource0[31:0] ),
        .D( iSource0[31:0] ),
        .Q(wALUChannelZ2)
        .Q(wALUChannelZ2)
);
);
 
 
 
 
        always @ (posedge iDecodeDone)
        always @ (posedge iDecodeDone && iDebug_CoreID == `DEBUG_CORE)
        begin
        begin
                `LOGME"[CORE %d] IP:%d", iDebug_CoreID,iDebug_CurrentIP);
                `LOGME"[CORE %d] IP:%d", iDebug_CoreID,iDebug_CurrentIP);
        end
        end
 
 
        always @ (negedge  Clock )
        always @ (negedge  Clock && iDebug_CoreID == `DEBUG_CORE)
        begin
        begin
        if ( iALUOutputReady )
        if ( iALUOutputReady )
        begin
        begin
 
 
 
 
Line 521... Line 521...
                                                `LOGME"\n\n\n");
                                                `LOGME"\n\n\n");
 
 
                end
                end
        end //always
        end //always
 
 
        always @ ( negedge Clock )
        always @ ( negedge Clock && iDebug_CoreID == `DEBUG_CORE )
        begin
        begin
        if ( iALUOutputReady )
        if ( iALUOutputReady )
                `LOGME" [ %h %h %h ])\n",iALUResultX,iALUResultY,iALUResultZ);
                `LOGME" [ %h %h %h ])\n",iALUResultX,iALUResultY,iALUResultZ);
        end //always
        end //always
`endif
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.