OpenCores
URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [gpu_8_cores/] [rtl/] [Collaterals/] [aDefinitions.v] - Diff between revs 136 and 138

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 136 Rev 138
Line 26... Line 26...
        all over the code. By now you have may noticed that all
        all over the code. By now you have may noticed that all
        constants are pre-compilation define directives. This is
        constants are pre-compilation define directives. This is
        for simulation perfomance reasons mainly.
        for simulation perfomance reasons mainly.
*******************************************************************************/
*******************************************************************************/
 
 
`define MAX_CORES 16            //The number of cores, make sure you update MAX_CORE_BITS!
`define MAX_CORES 8             //The number of cores, make sure you update MAX_CORE_BITS!
`define MAX_CORE_BITS 4                 // 2 ^ MAX_CORE_BITS = MAX_CORES
`define MAX_CORE_BITS 3                 // 2 ^ MAX_CORE_BITS = MAX_CORES
`define MAX_TMEM_BANKS 16               //The number of memory banks for TMEM
`define MAX_TMEM_BANKS 8                //The number of memory banks for TMEM
`define SELECT_ALL_CORES `MAX_CORES'b1111111111111111           //XXX: Change for more cores
`define SELECT_ALL_CORES `MAX_CORES'b11111111           //XXX: Change for more cores
//---------------------------------------------------------------------------------
//---------------------------------------------------------------------------------
//Verilog provides a `default_nettype none compiler directive.  When
//Verilog provides a `default_nettype none compiler directive.  When
//this directive is set, implicit data types are disabled, which will make any
//this directive is set, implicit data types are disabled, which will make any
//undeclared signal name a syntax error.This is very usefull to avoid annoying
//undeclared signal name a syntax error.This is very usefull to avoid annoying
//automatic 1 bit long wire declaration where you don't want them to be!
//automatic 1 bit long wire declaration where you don't want them to be!

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.